WO2000039932A3 - Serial d/a converter - Google Patents
Serial d/a converter Download PDFInfo
- Publication number
- WO2000039932A3 WO2000039932A3 PCT/DK1999/000700 DK9900700W WO0039932A3 WO 2000039932 A3 WO2000039932 A3 WO 2000039932A3 DK 9900700 W DK9900700 W DK 9900700W WO 0039932 A3 WO0039932 A3 WO 0039932A3
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- capacitor
- signal
- driving
- bit
- capacitors
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M1/00—Analogue/digital conversion; Digital/analogue conversion
- H03M1/06—Continuously compensating for, or preventing, undesired influence of physical parameters
- H03M1/0617—Continuously compensating for, or preventing, undesired influence of physical parameters characterised by the use of methods or means not specific to a particular type of detrimental influence
- H03M1/0634—Continuously compensating for, or preventing, undesired influence of physical parameters characterised by the use of methods or means not specific to a particular type of detrimental influence by averaging out the errors, e.g. using sliding scale
- H03M1/0656—Continuously compensating for, or preventing, undesired influence of physical parameters characterised by the use of methods or means not specific to a particular type of detrimental influence by averaging out the errors, e.g. using sliding scale in the time domain, e.g. using intended jitter as a dither signal
- H03M1/066—Continuously compensating for, or preventing, undesired influence of physical parameters characterised by the use of methods or means not specific to a particular type of detrimental influence by averaging out the errors, e.g. using sliding scale in the time domain, e.g. using intended jitter as a dither signal by continuously permuting the elements used, i.e. dynamic element matching
- H03M1/0673—Continuously compensating for, or preventing, undesired influence of physical parameters characterised by the use of methods or means not specific to a particular type of detrimental influence by averaging out the errors, e.g. using sliding scale in the time domain, e.g. using intended jitter as a dither signal by continuously permuting the elements used, i.e. dynamic element matching using random selection of the elements
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M1/00—Analogue/digital conversion; Digital/analogue conversion
- H03M1/06—Continuously compensating for, or preventing, undesired influence of physical parameters
- H03M1/0617—Continuously compensating for, or preventing, undesired influence of physical parameters characterised by the use of methods or means not specific to a particular type of detrimental influence
- H03M1/0675—Continuously compensating for, or preventing, undesired influence of physical parameters characterised by the use of methods or means not specific to a particular type of detrimental influence using redundancy
- H03M1/0678—Continuously compensating for, or preventing, undesired influence of physical parameters characterised by the use of methods or means not specific to a particular type of detrimental influence using redundancy using additional components or elements, e.g. dummy components
- H03M1/068—Continuously compensating for, or preventing, undesired influence of physical parameters characterised by the use of methods or means not specific to a particular type of detrimental influence using redundancy using additional components or elements, e.g. dummy components the original and additional components or elements being complementary to each other, e.g. CMOS
- H03M1/0682—Continuously compensating for, or preventing, undesired influence of physical parameters characterised by the use of methods or means not specific to a particular type of detrimental influence using redundancy using additional components or elements, e.g. dummy components the original and additional components or elements being complementary to each other, e.g. CMOS using a differential network structure, i.e. symmetrical with respect to ground
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M1/00—Analogue/digital conversion; Digital/analogue conversion
- H03M1/66—Digital/analogue converters
- H03M1/667—Recirculation type
Abstract
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/609,848 US6473011B1 (en) | 1999-08-19 | 2000-07-05 | Serial D/A converter compensating for capacitor mismatch errors |
Applications Claiming Priority (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11250798P | 1998-12-14 | 1998-12-14 | |
US60/112,507 | 1998-12-14 | ||
US14982999P | 1999-08-19 | 1999-08-19 | |
US60/149,829 | 1999-08-19 |
Publications (2)
Publication Number | Publication Date |
---|---|
WO2000039932A2 WO2000039932A2 (en) | 2000-07-06 |
WO2000039932A3 true WO2000039932A3 (en) | 2001-02-22 |
Family
ID=26810038
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/DK1999/000700 WO2000039932A2 (en) | 1998-12-14 | 1999-12-14 | Serial d/a converter |
Country Status (1)
Country | Link |
---|---|
WO (1) | WO2000039932A2 (en) |
Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3906488A (en) * | 1974-02-14 | 1975-09-16 | Univ California | Reversible analog/digital (digital/analog) converter |
US5369403A (en) * | 1992-09-01 | 1994-11-29 | The State Of Oregon Acting By And Through The State Board Of Higher Education On Behalf Of Oregon State University | Dual quantization oversampling digital-to-analog converter |
US5389928A (en) * | 1990-06-28 | 1995-02-14 | Italtel Societa Italiana Communicazioni, S.P.A. | Process for the D/A conversion of signed binary codes of a Bi-polar, time-varying signal and a digital-to-analog converter employing this process |
US5406283A (en) * | 1992-05-01 | 1995-04-11 | University Of Waterloo | Multi-bit oversampled DAC with dynamic element matching |
US5724038A (en) * | 1995-02-10 | 1998-03-03 | Motorola, Inc. | Noise cancelling circuit and arrangement |
WO1998048515A1 (en) * | 1997-04-18 | 1998-10-29 | Steensgaard Madsen Jesper | Oversampled digital-to-analog converter based on nonlinear separation and linear recombination |
-
1999
- 1999-12-14 WO PCT/DK1999/000700 patent/WO2000039932A2/en active Application Filing
Patent Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3906488A (en) * | 1974-02-14 | 1975-09-16 | Univ California | Reversible analog/digital (digital/analog) converter |
US5389928A (en) * | 1990-06-28 | 1995-02-14 | Italtel Societa Italiana Communicazioni, S.P.A. | Process for the D/A conversion of signed binary codes of a Bi-polar, time-varying signal and a digital-to-analog converter employing this process |
US5406283A (en) * | 1992-05-01 | 1995-04-11 | University Of Waterloo | Multi-bit oversampled DAC with dynamic element matching |
US5369403A (en) * | 1992-09-01 | 1994-11-29 | The State Of Oregon Acting By And Through The State Board Of Higher Education On Behalf Of Oregon State University | Dual quantization oversampling digital-to-analog converter |
US5724038A (en) * | 1995-02-10 | 1998-03-03 | Motorola, Inc. | Noise cancelling circuit and arrangement |
WO1998048515A1 (en) * | 1997-04-18 | 1998-10-29 | Steensgaard Madsen Jesper | Oversampled digital-to-analog converter based on nonlinear separation and linear recombination |
Non-Patent Citations (1)
Title |
---|
STEENSGAARD J ET AL: "Mismatch-shaping serial digital-to-analog converter", ISCAS'99. PROCEEDINGS OF THE 1999 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS VLSI (CAT. NO.99CH36349), ISCAS'99. PROCEEDINGS OF THE 1999 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS. VLSI, ORLANDO, FL, USA, 30 MAY-2 JUNE 1999, 1999, Piscataway, NJ, USA, IEEE, USA, pages 5 - 8 vol.2, XP002900962, ISBN: 0-7803-5471-0 * |
Also Published As
Publication number | Publication date |
---|---|
WO2000039932A2 (en) | 2000-07-06 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US4588979A (en) | Analog-to-digital converter | |
US4802222A (en) | Data compression system and method for audio signals | |
JPH01305725A (en) | Digital/analog converter | |
CA1287172C (en) | D/a converter for digital signals represented by a 2's complement | |
JPS6036138B2 (en) | code conversion device | |
AU632722B2 (en) | Digital filter | |
EP0034241A2 (en) | Non-recursive digital filter | |
US5189634A (en) | Digital signal processing apparatus for detecting a frequency component of digital signals | |
WO2000039932A3 (en) | Serial d/a converter | |
KR850000140B1 (en) | Subscriber line audio processing circuit apparatus | |
EP0608665B1 (en) | Method of filtering high resolution digital signals and corresponding architecture of digital filter | |
US6160502A (en) | Interpolation digital filter for audio CODEC | |
US4185275A (en) | Capacitive analog to digital converter | |
JP2583610B2 (en) | A / D, D / A converter | |
Eswaran et al. | Realization of multidimensional GIC digital filters | |
JPH08162961A (en) | A/d converter | |
JPS58197918A (en) | Adaptive differential decoder | |
JPH06244678A (en) | Digital filter circuit | |
JPS5620329A (en) | Decoding circuit | |
FI72238B (en) | INTERPOLATIVAL ANALOG-DIGITAL NETWORK | |
JP2945239B2 (en) | Sub-band division filter bank and sub-band synthesis filter bank | |
JP2904239B2 (en) | A / D conversion circuit | |
Kouvaras et al. | A technique for a substantial reduction of the quantization noise in the direct processing of delta-modulated signals | |
JP3109316B2 (en) | Waveform generator | |
SU1656574A1 (en) | Data compressor |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
WWE | Wipo information: entry into national phase |
Ref document number: 09609848 Country of ref document: US |
|
AK | Designated states |
Kind code of ref document: A2 Designated state(s): CA JP US |
|
AL | Designated countries for regional patents |
Kind code of ref document: A2 Designated state(s): AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE |
|
121 | Ep: the epo has been informed by wipo that ep was designated in this application | ||
AK | Designated states |
Kind code of ref document: A3 Designated state(s): CA JP US |
|
AL | Designated countries for regional patents |
Kind code of ref document: A3 Designated state(s): AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE |
|
NENP | Non-entry into the national phase |
Ref country code: CA |
|
122 | Ep: pct application non-entry in european phase |