WO2000025420A2 - A video output amplifier - Google Patents

A video output amplifier Download PDF

Info

Publication number
WO2000025420A2
WO2000025420A2 PCT/DK1999/000579 DK9900579W WO0025420A2 WO 2000025420 A2 WO2000025420 A2 WO 2000025420A2 DK 9900579 W DK9900579 W DK 9900579W WO 0025420 A2 WO0025420 A2 WO 0025420A2
Authority
WO
WIPO (PCT)
Prior art keywords
output
voltage
transistor
current
dynamic
Prior art date
Application number
PCT/DK1999/000579
Other languages
Danish (da)
French (fr)
Other versions
WO2000025420A3 (en
Inventor
Erik Albert Jensen
Original Assignee
Bang & Olufsen A/S
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Bang & Olufsen A/S filed Critical Bang & Olufsen A/S
Priority to AU63263/99A priority Critical patent/AU6326399A/en
Priority to EP99950509A priority patent/EP1125360A2/en
Publication of WO2000025420A2 publication Critical patent/WO2000025420A2/en
Publication of WO2000025420A3 publication Critical patent/WO2000025420A3/en

Links

Classifications

    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03FAMPLIFIERS
    • H03F3/00Amplifiers with only discharge tubes or only semiconductor devices as amplifying elements
    • H03F3/30Single-ended push-pull [SEPP] amplifiers; Phase-splitters therefor
    • H03F3/3066Single-ended push-pull [SEPP] amplifiers; Phase-splitters therefor the collectors of complementary power transistors being connected to the output
    • H03F3/3067Single-ended push-pull [SEPP] amplifiers; Phase-splitters therefor the collectors of complementary power transistors being connected to the output with asymmetrical driving of the end stage
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03FAMPLIFIERS
    • H03F3/00Amplifiers with only discharge tubes or only semiconductor devices as amplifying elements
    • H03F3/189High frequency amplifiers, e.g. radio frequency amplifiers
    • H03F3/19High frequency amplifiers, e.g. radio frequency amplifiers with semiconductor devices only
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04NPICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N5/00Details of television systems
    • H04N5/14Picture signal circuitry for video frequency region
    • H04N5/148Video amplifiers
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04NPICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N9/00Details of colour television systems
    • H04N9/64Circuits for processing colour signals
    • H04N9/648Video amplifiers

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Multimedia (AREA)
  • Signal Processing (AREA)
  • Amplifiers (AREA)

Abstract

Output amplifiers for driving picture tubes need to provide a high slew rate, and traditional class-A amplifiers have a high quiescent power consumption because of the high supply voltage combined with the necessary high quiescent current. According to the invention, the quiescent current is constituted mainly of the DC feedback current in the output device (TR3), and its control electrode is driven by means of a transistor (TR1), whose base has a reference potential, and whose emitter receives the static component of the control signal for the picture tube. In one embodiment the quiescent power consumption is 10-15 % of that of a corresponding class-A amplifier, and the required cooling means may be considerably reduced.

Description

A video output amplifier.
The invention relates to a video output amplifier for conversion of an intensity signal consisting of a static and a dynamic component into a control voltage for an electron gun in a cathode ray tube, comprising a first voltage supply with a voltage corresponding to the operating characteristics of the cathode ray tube, an input terminal for the video signal and an output terminal for the control voltage. It is a purpose of the invention to provide a video output amplifier of this type in which the power loss is reduced considerably in comparison to known constructions in order that particular cooling means, such as cooling fins, may be avoided.
Cathode ray tubes (CRTs) are in general use in television receivers as well as in monitors for computer installations or personal computers, and video output amplifiers are used for driving such CRTs. Video output amplifiers are known and in practice comprise an output stage, the output terminal of which delivers a control voltage which is intended to control an electron beam in a CRT by modulating a suitably high voltage on the cathode. The bandwidth of the output signal is up to 5 MHz in generally known circuits for television. Discussions regarding television in the present text may be directly transferred to monitors and other equipment with a ca- thode ray tube.
The control voltage may be divided into two components: a static or only slowly varying component which contains the momentarily static intensities and slower intensity variations, and a dynamic component which contains the fast intensi- ty variations. The input signal to the video output amplifier is provided by a signal processing circuit with output voltages in the range from +1 V to +6 V, while the output signal from the video output amplifer correspondingly is in the range +150 V to +50 V which means that a video output amplifier for use in connection with television must have a supply voltage in the range +200 V. The fastest intensity variations in the output signal are ca . 100 V and occur in the course of ca. 100 ns which that a video output amplifier must be capa- ble of delivering fairly large capacitive currents to the stray capacitances which load the output terminal which in its turn requires the quiescent current in amplifiers with class A output stages to be comparatively high.
The power loss in a class-A output stage is high. The comparatively high quiescent current combined with the high supply voltage cause the total power loss in the output stage to be high, and it becomes necessary to utilise external cooling means, such as cooling fins. In case the bandwidth of the video signal increases to e.g. 10 MHz, which is necessary in flicker-free television, where the deflection frequency is doubled, the power loss is correspondingly increased in a class-A output stage, and it is hence still more desirable to reduce the quiescent current in the output stage. To this end one may use e.g. a class-B output stage where an improvement may be obtained. One measure of the improvement may be the degree of increase in the proportion between the bandwidth of the video signal and the power loss of the video output amplifier used, and in class-B there is in practice obtained a halving of the power loss for a given bandwidth. Another mea- sure of the improvement may be expressed as the reduction of the area below a curve which represents power drained from the voltage supply during a prescribed time function for the driving.
In certain and normally undesirable signal situations, such as noise from an empty television channel, the dynamically caused power losses in class-B may increase considerably, which together with the required increase in bandwidth cause even such solutions to require special cooling means. It is hence the purpose of the invention to provide an ampli- fier circuit which displays considerably reduced quiescent power losses in comparison to known constructions, in order that special cooling means may be avoided.
This is obtained in a particular manner according to the invention in that the output of the control voltage is connected to the collector of at least one output transistor, that the emitter of the same transistor is connected essentially directly to the first voltage supply, and that the base is driven at a level adapted to the supply voltage. There- by it is in particular obtained that the power loss is reduced because a part of the quiescent current is constituted by the current which must run anyway in the feedback resistor. The expression "essentially directly" is to be understood such that there may be one or more circuit elements provided between the emitter and the source for supply voltage, e.g. for linearisation or frequency compensation. Furthermore the invention may be realised by means of any amplifying element which is suitable for the particular frequency range, such as an FET, a MOSFET or similar, where "base" is in general to be understood as "control electrode" .
An advantageous embodiment is particular in that the base of the output transistor is driven via the collector of a further transistor, the base of which is connected to reference voltage at a low voltage level, and the emitter of which is supplied with the static component of the control signal as a current from a driver amplifier. Hereby it is obtained that the control signal for the static component is lifted to the correct base bias voltage for the output transistor. The dynamic component is predominantly supplied via a coupling capacitor.
A further particular embodiment is characterised in that the operating point for the further transistor is adjusted so that further to the static component it additionally supplies rectified dynamic components to the base of the output tran- sistor for the control of its dynamic output current for charging any stray capacitances present. Thereby it is obtained that the rectified dynamic components which would otherwise have been supplied via C4 do not cause a reversal of the charge of C4 which would otherwise manifest itself as long streaks following image sequences with many fast contrast jumps .
A further particular embodiment is characterised in that a second output transistor is driven in such a way that the discharge current is drawn out of stray capacitances present during negative jumps in the dynamic signal component. The second output transistor is biased such that it does not draw any appreciable quiescent current.
In particular the large difference between peak power and quiescent power may necessitate the use of a power limiting circuit, because a video signal which contains many contrast jumps, such as white noise on the input terminal, would be able to overload a circuit which due to the large power savings according to the invention has been made less bulky and with weaker cooling means. Ordinary signals would not be influenced by such a power limiting circuit. Hence a further particular embodiment is characterised in that a continuing large number of fast and strong dynamic intensity variations activate a current limiting function which limits the dynamic control currents to one or both output transistors, such that the maximum average power loss is limited to a level where there is no need for particular cooling means.
The invention will be described in greater detail in the following with reference to the drawing, in which Fig. 1 is a schematic block diagram for video circuits comprising an output amplifier with a high supply voltage according to prior art,
Fig. 2 shows an embodiment according to the invention, Fig. 3 shows an embodiment with a changed driver stage and an output buffer stage,
Fig. 4 shows a test signal which has been used to determine the power consumption in different amplifier constructi- ons,
Fig. 5 shows the modelling of the power consumption from the voltage supply to a known construction based on a class-A amplifier, and
Fig. 6 shows the modelling of the power consumption for a construction according to the invention.
In Fig. 1 is shown a block diagram for a part of a television receiver or video monitor. In block 1 those signals are processed which are to drive the individual electron guns in a CRT. There are three output terminals corresponding to the three colours of phosphor which are to be activated, and each output terminal is controlled as to instantaneous light intensity. We are dealing with a signal which gives extremely fast transients with respect to slowly varying base levels, as one particular dot of phosphor on the screen may be total - ly black while its neighbour on the same line may have full intensity.
Amplification of the signals for use at the CRT in block 3 occurs in three identical video output amplifiers 2 to the colours R, G, and B. In the present embodiment for the prior art the CRT is driven at the cathode, but with suitable bias voltages and a phase reversal of the output signal it can e- qually be a control grid which is driven. Here only the conditions pertaining to the colour G will be described. The G signal from the circuit 1 is taken to the base of the driver transistor DTr which obtains its current from a low voltage supply. From the emitter an in-phase signal is taken to the output transistor TR which obtains it current supply from a relatively high voltage via a collector resistor Re, corresponding to the requirements of the CRT. The local components required by a practical circuit for adjusting the operating point of the driver transistor are not shown. The operating range of the video output amplifier is in practice adjusted by an adjustment by means of an adjustment in the signal pro- cessing circuit in block 1, in the form a manual "cut-off" adjustment during manufacture or by means of a control loop so that it corresponds to the CRT used. In this construction both the DC or slowly varying component and the high frequency content are transferred. When the amplifier in the active range of the CRT must be both linear and have a large bandwidth, the transistor TR is driven in class-A. This causes a quiescent current which is large according to the circumstances, and in combination with the high voltage droop across the output stage this causes a high quiescent power consump- tion - in practice for this type of output amplifier in the order of 2 W in case of typical television image information.
In Fig. 2 is seen an embodiment of the invention in the form of a G video output amplifier comprising the supply voltage indicated as 200 V, an input terminal and an output ter- minal for driving the CRT. The input signal is fed via a summing resistor R2 to the positive terminal of a voltage follower ICl, which i.a. provides a low impedance driver stage for the output transistor TR3 via the coupling capacitor C4. Simultaneously ICl is also the driver stage for the dyna- mic component to TR2. ICl receives its power from a low voltage supply which is not shown. The emitter of transistor TR3 is connected directly to the voltage supply, and the output voltage is taken from the collector. The same signal is taken to negative feed-back via the resistor R3 to the point of summation on the positive input terminal of the voltage follower ICl. From an AC point of view the supply voltage is at signal ground, and the transistor TR3 may hence dynamically be seen as a "grounded emitter" . The transistor TR1 converts the output voltage from the driver stage ICl into a control current which is taken to the base of transistor TR3. As the voltage on the output terminal of the voltage follower ICl is largely identical to the voltage at the summation point on its input terminal, which contains the negatively fed-back signal, the operating point of TRl may be adjusted by means of R8 and RIO, so that the control current contains both the static control current and the rectified part of the dynamic control current required by TR3 , whereby non- intended reversals of charge of C4 are avoided. The output transistor TR3 delivers the required DC current to maintain the DC potential on the output terminal. Furthermore TR3 delivers the charging current to the stray capacitances (in the order of 15 pF) during positive voltage steps, because it draws the discharge current out of the stray capacitances. This construction has been used rather than a passive connection to ground, because the quiescent current may then be kept at a low value in the order of 1 mA, while the charge reversal current to the stray capacitances may reach 15 mA. TR2 is provided with a signal from the dri- ver stage ICl via the coupling capacitor C3. Dl, R17 and R18 establish a temperature compensated bias on the basis of TR2. The bias and R18 are determined so that the quiescent current in TR2 is maintained in the order of 1 mA mentioned and such that the bias on the base of TR2 may be influenced in the ne- gative direction by the increasing control current which appears during many fast intensity variations. Thereby the control current to T2 is limited and hence the dynamically determined power losses in order that no need for special cooling means arises. C3 is adjusted so that the time constant for the power limiting becomes large enough so that short series of fast intensity variations within a frame do not cause limiting. In practice the skilled person will fit linearising resistors in suitable places as well as current limiting resistors. Furthermore, a practical circuit would comprise a cut-off control loop, the function of which does not interfere with the present invention.
ICl may advantageously be connected so that it provides a given voltage amplification, which gives a possibility of elevating the upper cut-off frequency of the video output amplifier.
In Fig. 3 is seen a video output amplifier according to the invention which is essentially identical in its function to that described with respect to Fig. 2. The difference is that the voltage follower ICl is replaced by the emitter follower TR6 with the emitter resistance R4 , and that there is added a buffer stage in the output consisting of the two transistors TR5 and TR4 with the zener diode D2. Furthermore there is shown a connection BCFB for beam current feedback. In case the requirement for amplification and bandwidth is moderate it is sufficient to use an emitter follower TR6 as a driver. With an increase in the requirements it may be advantageous to use a discrete transistor amplifier with a certain voltage amplification as a driver in stead of the emitter follower TR6 , and it may be further advantageous to comprise a limiter function in the transistor amplifer in such a way that the control current for TR3 is limited in the same way that the control current to TR2 is limited, cf . the description concerning Fig. 2. It may be advantageous to include a buffer stage in the output of the amplifier, in particular if there is already a cut-off transistor, in that the dynamic power losses may be distributed among four transistors rather than among only two. In the circuit of Fig. 3 TR4 functions as a cut-off transistor most of the time, where the slowly varying beam currents from the CRT are taken through TR4 to the video signal processing circuit via the terminal marked BCFB. During fast intensity variations TR4 functions as a buffer, because a part of the stray capacitances are discharged via TR4 and D2 to ground. The zener voltage on D2 is chosen such that the beam current is fed to the video signal processing circuit and not to ground. It is obvious that other voltage limiter circuits may perform the same function. TR5 is without cur- rent most of the time but it acts as a buffer during fast positive intensity variations where it charges a part of the stray capacitances.
In Fig. 4a is seen a test signal which is used in modelling a 5 MHz amplifier. The signal consists of two pulses with risetimes of ca. 100 ns , in that the pulses start from black and reach 50% and 100% maximum signal. The total duration of the test signal is ca. 3.5 μs, and it may be provided repetitively from a signal generator. The voltage amplitude on the input is 1 V and 2 V, respectively. The corresponding output signal is shown in Fig. 4b and goes from an output voltage of 160 V and falls during the two pulses to 110 V and 55 V, respectively. The signal is hence in reverse phase with respect to the input signal and is intended for cathode control of the CRT. In Fig. 5 is shown the power consumption from the voltage supply of a 5 MHz output stage in class-A during the pulses, and it will be noted that the quiescent power is 1 W (black) , and that the power consumption rises to 2 W (50% intensity) and 3.5 W (max. intensity) during the pulse cycle. As a mea- sure of the power consumption it may be judged that the area below the curve is 6.5 μWs, i.e. the energy consumed during a pulse cycle. The power taken from the low voltage power supply is not taken into consideration.
In Fig. 6 is similarly shown the power consumption from the voltage supply of a 5 MHz output stage according to the invention. It is seen that the quiescent power consumption is ca. 0.25 W and that the power consumption is very low during the whole cycle, except where the output voltage (Fig. 4b) is intended to rise with a steep flank towards the quiescent value. Hereby power surges of 1.7 W and 3.2 W, respectively, are obtained. These peaks are hence up to 12 times the quiescent power consumption. The area below the curve may be jud- ged to be 0.3 μWs, i.e. an improvement of more than 20 times with respect to prior art expressed as a class-A stage. In a practical amplifier 8-10 times may be obtained. The power taken from the low voltage power supply is not taken into consideration in this case either. Video output amplifiers according to the invention will be suitable for integration due to the small power consumption.

Claims

P A T E N T C L A I M S
1. A video output amplifier for conversion of an intensity signal consisting of a static and a dynamic compo- nent into a control voltage for an electron gun in a cathode ray tube, comprising a first voltage supply with a voltage corresponding to the operating characteristics of the cathode ray tube, an input terminal for the video signal and an output terminal for the control voltage, c h a r a c t e r i s e d i n that the output of the control voltage is connected to the collector of at least one output transistor (TR3) , that the emitter of the same transistor is connected essentially directly to the first voltage supply, and that the base is driven at a level adapted to the supply voltage.
2. A video output amplifier according to claim 1, c h a r a c t e r i s e d i n that the base of the output transistor (TR3) is driven via the collector of a further transistor (TRl) , the base of which is connected to a reference voltage (Vref) at a low voltage level, and the emitter of which is supplied with the static component of the control signal as a current from a driver amplifier (ICl, TR6) .
3. A video output amplifier according to claim 2, c h a r a c t e r i s e d i n that the operating point for the further transistor (TRl) is adjusted so that further to the static component it additionally supplies rectified dynamic components to the base of the output transistor (TR3) for the control of its dynamic output current for charging any stray capacitances present.
4. A video output amplifier according to claim 1, c h a r a c t e r i s e d i n that a second output transistor (TR2) is driven in such a way that the discharge current is drawn out of stray capacitances present during negative jumps in the dynamic signal component.
5. A video output amplifier according to any of the above claims, c h a r a c t e r i s e d i n that a continuing large number of fast and strong dynamic intensity variations activate a current limiting function which limits the dynamic control currents to one or both output transistors (TR2, TR3) .
PCT/DK1999/000579 1998-10-23 1999-10-22 A video output amplifier WO2000025420A2 (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
AU63263/99A AU6326399A (en) 1998-10-23 1999-10-22 A video output amplifier
EP99950509A EP1125360A2 (en) 1998-10-23 1999-10-22 A video output amplifier

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
DKPA199801371 1998-10-23
DKPA199801371 1998-10-23

Publications (2)

Publication Number Publication Date
WO2000025420A2 true WO2000025420A2 (en) 2000-05-04
WO2000025420A3 WO2000025420A3 (en) 2000-07-27

Family

ID=8104128

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/DK1999/000579 WO2000025420A2 (en) 1998-10-23 1999-10-22 A video output amplifier

Country Status (3)

Country Link
EP (1) EP1125360A2 (en)
AU (1) AU6326399A (en)
WO (1) WO2000025420A2 (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2003044948A1 (en) * 2001-11-22 2003-05-30 Koninklijke Philips Electronics N.V. Image display apparatus and high voltage driver circuit
EP1353440A1 (en) * 2002-04-12 2003-10-15 STMicroelectronics Limited Rail to rail class AB output for an amplifier

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4097815A (en) * 1975-04-09 1978-06-27 Indesit Industria Elettrodomestici Italiana S.P.A. Amplifying circuit
US4114109A (en) * 1975-04-09 1978-09-12 Indesit Industria Elettrodomestici Italiana S.P.A. Amplifying circuit
US4293875A (en) * 1980-01-03 1981-10-06 Telegram Communications Corp. Wide bandwidth video amplifier
US5546048A (en) * 1992-09-04 1996-08-13 Hitachi, Ltd. Amplifier and display apparatus employing the same
US5661436A (en) * 1996-04-19 1997-08-26 Eastman Kodak Company High bandwidth video output amplifier circuit for high resolution cathode ray tube image displays

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4097815A (en) * 1975-04-09 1978-06-27 Indesit Industria Elettrodomestici Italiana S.P.A. Amplifying circuit
US4114109A (en) * 1975-04-09 1978-09-12 Indesit Industria Elettrodomestici Italiana S.P.A. Amplifying circuit
US4293875A (en) * 1980-01-03 1981-10-06 Telegram Communications Corp. Wide bandwidth video amplifier
US5546048A (en) * 1992-09-04 1996-08-13 Hitachi, Ltd. Amplifier and display apparatus employing the same
US5661436A (en) * 1996-04-19 1997-08-26 Eastman Kodak Company High bandwidth video output amplifier circuit for high resolution cathode ray tube image displays

Non-Patent Citations (3)

* Cited by examiner, † Cited by third party
Title
"Schaltungen zur Ansteuerung der Farbbildröhre" FUNKSCHAU, PART I, no. 21, 1987, page 60 XP002900931 *
"Schaltungen zur Ansteuerung der Farbbildröhre" FUNKSCHAU, PART II, no. 22, 1987, pages 83-86, XP002900932 *
"Schaltungen zur Ansteuerung der Farbbildröhre" FUNKSCHAU, PART III, no. 23, 1987, pages 53-56, XP002900933 *

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2003044948A1 (en) * 2001-11-22 2003-05-30 Koninklijke Philips Electronics N.V. Image display apparatus and high voltage driver circuit
EP1353440A1 (en) * 2002-04-12 2003-10-15 STMicroelectronics Limited Rail to rail class AB output for an amplifier
US6879213B2 (en) 2002-04-12 2005-04-12 Stmicroelectronics Limited Rail to rail class AB output for an amplifier

Also Published As

Publication number Publication date
WO2000025420A3 (en) 2000-07-27
EP1125360A2 (en) 2001-08-22
AU6326399A (en) 2000-05-15

Similar Documents

Publication Publication Date Title
KR100300491B1 (en) Circuit compensates for blue phosphor roll-off at the live level of a projection television system
US7202745B2 (en) Power amplifier circuit
US4096517A (en) Video amplifier
JPS6240905B2 (en)
JPH04229771A (en) Video display device
US5282039A (en) Video signal amplifier arrangement for a television display tube
EP1125360A2 (en) A video output amplifier
KR830002170B1 (en) Automatic brightness control circuit
JPH0513424B2 (en)
EP0750390A1 (en) Kinescope driver apparatus
KR100465919B1 (en) Display driver apparatus
US4651063A (en) Horizontal deflection circuit
US20040212740A1 (en) Adaptive bandwidth control in a kinescope amplifier
CN1182701C (en) Display driver apparatus
JPH10284953A (en) Feedback amplifier circuit
JPH11225026A (en) Wide-band amplifier circuit
JP2599790B2 (en) Horizontal deflection circuit
US6661188B2 (en) Cathode ray tube filament voltage control with a multifrequency deflection scanner
US6424324B1 (en) Display driver apparatus
KR100244775B1 (en) A circuit for compensating rgb signals in case of abl in a monitor
JP2501568Y2 (en) Receiver
KR0132064Y1 (en) Power supply circuit
JP2730609B2 (en) Television camera output circuit
JP2865145B2 (en) Back raster controller for cathode ray tube
JP2889372B2 (en) Stabilized power supply circuit

Legal Events

Date Code Title Description
ENP Entry into the national phase in:

Ref country code: AU

Ref document number: 1999 63263

Kind code of ref document: A

Format of ref document f/p: F

AK Designated states

Kind code of ref document: A2

Designated state(s): AE AL AM AT AT AU AZ BA BB BG BR BY CA CH CN CU CZ CZ DE DE DK DK EE EE ES FI FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX NO NZ PL PT RO RU SD SE SG SI SK SK SL TJ TM TR TT TZ UA UG US UZ VN YU ZA ZW

AL Designated countries for regional patents

Kind code of ref document: A2

Designated state(s): GH GM KE LS MW SD SL SZ TZ UG ZW AM AZ BY KG KZ MD RU TJ TM AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE BF BJ CF CG CI CM GA GN GW ML MR NE SN TD TG

121 Ep: the epo has been informed by wipo that ep was designated in this application
DFPE Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101)
AK Designated states

Kind code of ref document: A3

Designated state(s): AE AL AM AT AT AU AZ BA BB BG BR BY CA CH CN CU CZ CZ DE DE DK DK EE EE ES FI FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX NO NZ PL PT RO RU SD SE SG SI SK SK SL TJ TM TR TT TZ UA UG US UZ VN YU ZA ZW

AL Designated countries for regional patents

Kind code of ref document: A3

Designated state(s): GH GM KE LS MW SD SL SZ TZ UG ZW AM AZ BY KG KZ MD RU TJ TM AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE BF BJ CF CG CI CM GA GN GW ML MR NE SN TD TG

WWE Wipo information: entry into national phase

Ref document number: 09830163

Country of ref document: US

WWE Wipo information: entry into national phase

Ref document number: 1999950509

Country of ref document: EP

WWP Wipo information: published in national office

Ref document number: 1999950509

Country of ref document: EP

REG Reference to national code

Ref country code: DE

Ref legal event code: 8642

WWW Wipo information: withdrawn in national office

Ref document number: 1999950509

Country of ref document: EP