WO2000018013A1 - Procede permettant de minimiser le dephasage du au changement de signal de reference dans une boucle a phase asservie, et boucle a phase asservie - Google Patents

Procede permettant de minimiser le dephasage du au changement de signal de reference dans une boucle a phase asservie, et boucle a phase asservie Download PDF

Info

Publication number
WO2000018013A1
WO2000018013A1 PCT/FI1999/000761 FI9900761W WO0018013A1 WO 2000018013 A1 WO2000018013 A1 WO 2000018013A1 FI 9900761 W FI9900761 W FI 9900761W WO 0018013 A1 WO0018013 A1 WO 0018013A1
Authority
WO
WIPO (PCT)
Prior art keywords
phase
frequency
loop
reference signal
signal
Prior art date
Application number
PCT/FI1999/000761
Other languages
English (en)
Finnish (fi)
Inventor
Esko Juhani Sertti
Original Assignee
Nokia Networks Oy
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nokia Networks Oy filed Critical Nokia Networks Oy
Priority to AU58642/99A priority Critical patent/AU5864299A/en
Publication of WO2000018013A1 publication Critical patent/WO2000018013A1/fr

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/14—Details of the phase-locked loop for assuring constant frequency when supply or correction voltages fail or are interrupted
    • H03L7/143—Details of the phase-locked loop for assuring constant frequency when supply or correction voltages fail or are interrupted by switching the reference signal of the phase-locked loop
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/085—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/14—Details of the phase-locked loop for assuring constant frequency when supply or correction voltages fail or are interrupted
    • H03L7/146—Details of the phase-locked loop for assuring constant frequency when supply or correction voltages fail or are interrupted by using digital means for generating the oscillator control signal
    • H03L7/148—Details of the phase-locked loop for assuring constant frequency when supply or correction voltages fail or are interrupted by using digital means for generating the oscillator control signal said digital means comprising a counter or a divider
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/16—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop
    • H03L7/18—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop
    • H03L7/197—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop a time difference being used for locking the loop, the counter counting between numbers which are variable in time or the frequency divider dividing by a factor variable in time, e.g. for obtaining fractional frequency division
    • H03L7/199—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop a time difference being used for locking the loop, the counter counting between numbers which are variable in time or the frequency divider dividing by a factor variable in time, e.g. for obtaining fractional frequency division with reset of the frequency divider or the counter, e.g. for assuring initial synchronisation

Definitions

  • the invention relates to a method for reducing a phase shift caused by the changing of the reference signal of a digital phase-locked loop (P L) especially in telecommunication equipment, and a phase-locked loop.
  • P L digital phase-locked loop
  • FIG. 1 is a block diagram of a prior art phase-locked loop.
  • the reference signals REF1 and REF2 are fed to a selector 11, and the selected signal is fed to a phase comparator 12 for comparing the OUTPUT phases of the selected signal and the output signal of the phase lock.
  • the phase comparator 12 gives an energized control signal, which is processed with a loop filter 13 before being fed to a voltage-controlled oscillator 14.
  • the oscillator 14 produces a frequency proportional to the control voltage as the output signal OUTPUT.
  • the output signal OUTPUT is further compared with a phase comparator 12 to a reference signal, which is selected with a selector 11.
  • a loop filter 13 is used to limit the effect of momentary interference on the frequency control.
  • the coupling also comprises a frequency divider 15 between the output signal and the phase comparator 12 for determining the frequency ratio of the reference signal and the output signal.
  • Phase-locked loops are then given a medium frequency at which the loop functions best and the control voltage of the oscillator is close to zero, and a variation range of the frequency locking, on which the loop is also locked, but the control voltage differs considerably from its midpoint, preferably ⁇ 0 V.
  • a known method is to use another, separate phase-locked loop on the path of the reference signal of the actual loop to reduce the phase shift.
  • a problem with the prior art equipment is the fact that when reference signals are changed, the signals are generally at different phases, and a phase shift occurs at the moment of changing, interfering with the balance of the frequency control of the loop. Another problem is the fact that extra components are needed for reducing the phase shift with the prior art solution. It is an objective of the invention to provide an advantageous phase-locked loop, due to which the phase shift is reduced as compared to the prior art.
  • the objective is achieved by a partly analogue and partly digital phase-locked loop intended for several reference signals, in which the phase change of the output signal of the loop is reduced as follows.
  • the output frequency of the loop is fixed with a digital part at the frequency used, a filtered frequency or an average frequency.
  • the reference signals are changed, the signals to be compared are phased by a selection of phase possible due to the higher frequency of the signal to be fed back, the operating point of the loop filter is set and normal operation is resumed.
  • the invention relates to a method for reducing the phase shift caused by the changing of the reference signal of a digital phase-locked loop.
  • the method of the invention includes the following steps:
  • loop filtering is interrupted and the output frequency is fixed
  • the moment of initialization for dividing the output signal of the loop, which is fed back and the frequency of which is to be reduced is selected such that the signal with reduced frequency is phased to an opposite phase compared to the reference signal
  • loop filtering is initialized to a balance using an offset register
  • the invention also relates to a digital phase-locked loop with an arrangement for reducing the phase shift caused by the changing of the reference signal, comprising a reference signal selector, a phase indicator, a loop filter, a controlled oscillator and a frequency divider for the feedback signal. According to the invention, it also comprises control logic
  • a loop filter for interrupting and resuming the operation, for setting the frequency and adjusting the balance, and a controlled gate circuit and a frequency divider, which can be initialized, for reducing the frequency of the feedback signal and for phasing it.
  • the reference signal is changed almost without a phase shift, because the output signal, which is fed back, is phased to another reference signal at an accuracy whereby the maximum error is the length of the phase divided by the division number of the divider, which is 1215 in this example.
  • the same value of the delay register of the loop filter is saved for the duration of the changing of the reference signal, the same value can be used immediately after the signal is changed.
  • the same value of the delay register is the most suitable estimate for the second reference signal before the calculated value enabled by the processing of many samples of phase differences.
  • Figure 1 is a block diagram showing a prior art phase-locked loop
  • Figure 2 is a flow chart of a method for reducing the frequency shift caused by the changing of the reference signal of a phase-locked loop
  • Figure 3 is a block diagram showing a phase-locked loop according to the invention.
  • FIG. 2 is a flow chart of a method according to the invention for reducing the phase shift at the moment when the reference signal of a phase-locked loop is changed.
  • step 21 the operation of the loop filter is interrupted, and the control logic is used to fix the output frequency of the loop by setting the output of the loop filter either at the value of its last active operation or the average value as specified for a certain period of time passed, and the corresponding value is saved in the delay register.
  • the reference signal is changed in step 22, but the operation of the loop filter is kept as interrupted and the output frequency as constant.
  • the reference signal is led in an otherwise normal manner to the phase detector, whereby the phase of the output signal and the reference signal is shifted in an uncontrolled manner.
  • step 23 the phase of the feedback signal, the frequency of which has been reduced, is aligned with the phase of the reference signal by using the possibility provided by the higher frequency of the output signal to start calculation of the divider from a phase which is as accurately as possible at 180° of the reference signal.
  • the objective is to keep the phase difference of the signals being compared as half a phase, or in opposite phases, as accurately as possible. After the phase has been adjusted, a measurement result corresponding exactly to this opposite phase or the desired phase difference occurs in the outputs of the phase detector.
  • step 24 the loop filter is initialized so that the offset value is selected to correspond to the measurement value given by the phase detector about the desired opposite phases.
  • the phase difference within the loop filter is rninimized.
  • step 25 normal operation of the frequency divider and the loop filter is resumed.
  • the operation of the whole phase-locked loop is resumed at a moment when the signals compared with a phase detector are in the most suitable phases in relation to each other, and the offset value of the loop filter corresponds to a balanced state. Normal operation is thus resumed flexibly.
  • Figure 3 is a block diagram of a phase-locked loop according to the invention.
  • the figure shows numbered blocks delimited by broken lines, within which there are components marked with letters.
  • the blocks are referred to by mere numbers, and the components by a combination of a number and a letter.
  • the signal change switch is referred to as 31 A.
  • the phase-locked loop consists of a reference signal selector 31, a digital phase detector 32, a loop filter 33, a controlled oscillator 34, an initialization gate 35 for the frequency divider, a frequency divider 36 and control logic 37.
  • the selector 31 includes a change-over switch 31A and a 1/128-divider 3 IB.
  • the change-over switch 31A can be controlled by control logic 37.
  • the divider 3 IB reduces the frequency of the selected reference signal REF1 or REF2 of 2.048 MHz to 16 kHz.
  • the selected reference signal is led both to the digital phase detector 32 and from the loop to the divider 36 for the feedback signal via the gate circuit 35.
  • the phase detector 32 comprises, as first in the signal path, a set-reset flip-flop 32A, which is set to the input S with the rising edge of the feedback signal FB, the frequency of which has been reduced, and reset to the input R with the rising edge of the selected reference signal REF, the frequency of which has been reduced.
  • a signal is thus formed at the output Ql of the flip-flop 32 A, the length of which is proportional to the time difference between the rising edges of the input signals REF, FB, and which allows the operation of the counter 32B at the input EN for its length.
  • the counter 32B is stepped with an output signal OUTPUT, which has a frequency of 19.44 MHz and is coupled to the input CLK, and initialized with the rising edge of the feedback signal FB, which has a reduced frequency and is coupled to the input R.
  • a digital byte is thus produced to the output Q2 of the counter 32B, which is proportional both to the signal of the output Ql and the phase difference of the signals REF, FB at the inputs S and R of the SR flip-flop.
  • the digital byte of the output Q2 is led to the input Dl of the Data flip- flop 32C at the final value of the calculation.
  • the byte is stepped to the output Q3 with a clock signal FB coupled to the input CLK, the output Q3 being the output of the digital phase detector 32.
  • the output Q3 of the digital phase detector 32 is led to the digital loop filter 33, the offset device 33 A therein, the OFFSET of which is set at the time of initialization as the size of the byte of the output Q3.
  • the upper signal path comprises an amplifier 33B, a feedback adder 33C and a delay register 33D.
  • the lower signal path only comprises an amplifier 33E, and both signal paths are added with the adder 33F for producing an output signal.
  • the output signal is parallel and 12 bits wide.
  • the controlled oscillator 34 comprises a D flip-flop 34A, wherein the digital output signal of the loop filter 33 led to the input D2 is stepped with a feedback signal FB to the output Q4.
  • the stepped signal is converted with a D/A converter 34B to the control voltage of the voltage-controlled oscillator (VCO).
  • VCO voltage-controlled oscillator
  • the oscillator 34C forms a signal OUTPUT, which is fed back in the loop for comparison and the stepping of the counter 32B of the phase detector.
  • the OUTPUT is fed back with the divider 36, which reduces the 19.44 MHz frequency to the signal FB of 16 kHz by dividing the frequency by 1215.
  • the mitialization gate 35 of the frequency divider couples the selected reference signal REF to the frequency divider 36, as controlled by the enabling signal of the control logic 37 for initializing the divider 36. Initialization with the rising edge of the reference signal REF synchronizes the selected reference signal REF with the feedback signal FB.
  • the control logic 37 is used to control the activation of both the synchronization gate 35 of the divider 36 and the loop filter 33, and the initialization of the delay register 33D.
  • a clock signal of, for instance, 2.048 MHz is received from the input wires either directly or by dividing the frequency, and the signal is raised to a frequency of 19.44 MHz in a phase-locked loop.
  • the clock signal of the first input wire, the frequency of which has been reduced, is selected as the first reference signal REFl and that of the second input wire as the second reference signal REF2.
  • the timing of the output wires is received from the output signal OUTPUT of the phase-locked loop, which follows the reference signals as accurately as possible.
  • the reference signal REFl of the first input wire is coupled to the phase-locked loop in order to maintain normal operation, whereby the signal of 2.048 MHz is reduced to a frequency of 16 kHz by the divider 3 IB to make it function as the reference signal REF selected by the switch 31 A.
  • the OUTPUT frequency of the output signal is 19.44 MHz.
  • Changing of the reference signal REFl of the first input wire to the reference signal REF2 of the second input wire is started by interrupting the operation of the loop filter 33 and by fixing the frequency of the output signal OUTPUT of the loop with the control logic 37.
  • the frequency is fixed by specifying the output of the loop filter 33 in this example at its last value in active operation, approx. 19.44 MHz, and the last suitable value specified for its variation is saved in the delay register Z "1 .
  • the reference signal REF is changed by replacing the first reference signal REFl by the second reference signal REF2. This is done by controlling the change-over switch 31A with the control logic 37.
  • the reference signal REF is led in the normal manner to the phase detector 32, and the phase of the feedback signal FB, the frequency of which has been reduced, is aligned with the reference signal REF. This is performed by initializing the starting of the divider 36 with the rising edge of the reference signal REF, enabled by the gate 35, at the control input EN, by means of the control logic 37, so that the reference signal REF is led for the duration of the initialization to the initialization input R of the divider 36.
  • the alignment of the phase of the feedback signal FB carried out by means of the initialization is accurate, because the initialization is started automatically from the most suitable phase from among 1215 different phases.
  • the coupling of the reference signal REF to the initialization input R is maintained for at least one cycle of initialization and one cycle of calculation of the phase detector.
  • the degree of inaccuracy in the phase alignment which is due to the division number of the frequency divider 36, is low at the value 1215 given above, but it can be further decreased by increasing the output frequency and division number of the oscillator 34C.
  • a phase-locked loop according to the invention is implemented in the system preferably so that the reference frequency selector 31, the digital phase detector 32, the initialization gate 35 for the frequency divider and the frequency divider 36 are located on a programmable logic circuit, but the loop filter 33, the data flip-flop 34A of the voltage-controlled crystal oscillator 34 and the control logic are integrated in a program of a digital signal processor (DSP) using at least 16 bits.
  • DSP digital signal processor
  • the D/A converter 34B is a circuit provided with a serial input, which receives its input from a signal processor. Because the oscillator 34C must be very accurate, it is preferably a crystal oscillator.

Landscapes

  • Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)

Abstract

L'invention concerne une boucle à phase asservie qui permet, par rapport au type de boucle existant, de réduire le déphasage. Cette réduction du déphasage s'obtient au moyen d'une boucle à phase asservie partiellement analogique et partiellement numérique, conçue pour plusieurs signaux de référence, dans laquelle le déphasage du signal de sortie de la boucle est réduit de la manière suivante. La fréquence de sortie de la boucle est établie (21), avec une partie numérique, par exemple à une fréquence moyenne ayant prédominé pendant un certain temps; les signaux de référence sont modifiés (22); les signaux à comparer sont mis en phase (23) par sélection de phase, possible en raison de la fréquence plus élevée du signal de retour; le point de fonctionnement du filtre à boucle est établi (24); et le fonctionnement normal est repris (25).
PCT/FI1999/000761 1998-09-17 1999-09-16 Procede permettant de minimiser le dephasage du au changement de signal de reference dans une boucle a phase asservie, et boucle a phase asservie WO2000018013A1 (fr)

Priority Applications (1)

Application Number Priority Date Filing Date Title
AU58642/99A AU5864299A (en) 1998-09-17 1999-09-16 A method for minimizing the phase shift in a phase-locked loop caused by changing the reference signal and phase-locked loop

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
FI982008 1998-09-17
FI982008A FI105427B (fi) 1998-09-17 1998-09-17 Menetelmä vaihelukitun silmukan vertaussignaalin vaihtamisesta aiheutuvan vaihehypyn pienentämiseksi ja vaihelukittu silmukka

Publications (1)

Publication Number Publication Date
WO2000018013A1 true WO2000018013A1 (fr) 2000-03-30

Family

ID=8552511

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/FI1999/000761 WO2000018013A1 (fr) 1998-09-17 1999-09-16 Procede permettant de minimiser le dephasage du au changement de signal de reference dans une boucle a phase asservie, et boucle a phase asservie

Country Status (3)

Country Link
AU (1) AU5864299A (fr)
FI (1) FI105427B (fr)
WO (1) WO2000018013A1 (fr)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7982545B2 (en) * 2007-12-21 2011-07-19 Fujitsu Limited Transmission apparatus and method of switching phase lock reference frequency signal thereof
CN102347764A (zh) * 2011-07-29 2012-02-08 中国兵器工业第二○六研究所 基于dds和乒乓式锁相环相结合的步进频信号产生方法
CN110061738A (zh) * 2019-04-26 2019-07-26 海光信息技术有限公司 一种全数字锁相环电路

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4772852A (en) * 1985-12-19 1988-09-20 Gte Telecommunicazioni, S.P.A. Phase-frequency comparator for phase-locked loops
US5517156A (en) * 1994-10-07 1996-05-14 Leader Electronics Corp. Digital phase shifter

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4772852A (en) * 1985-12-19 1988-09-20 Gte Telecommunicazioni, S.P.A. Phase-frequency comparator for phase-locked loops
US5517156A (en) * 1994-10-07 1996-05-14 Leader Electronics Corp. Digital phase shifter

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7982545B2 (en) * 2007-12-21 2011-07-19 Fujitsu Limited Transmission apparatus and method of switching phase lock reference frequency signal thereof
CN102347764A (zh) * 2011-07-29 2012-02-08 中国兵器工业第二○六研究所 基于dds和乒乓式锁相环相结合的步进频信号产生方法
CN110061738A (zh) * 2019-04-26 2019-07-26 海光信息技术有限公司 一种全数字锁相环电路

Also Published As

Publication number Publication date
AU5864299A (en) 2000-04-10
FI982008A0 (fi) 1998-09-17
FI105427B (fi) 2000-08-15
FI982008A (fi) 2000-03-18

Similar Documents

Publication Publication Date Title
US5781054A (en) Digital phase correcting apparatus
JP3411909B2 (ja) 同期通信ネットワークのためのスレーブ・クロック発生システム及び方法
US6259328B1 (en) Method and system for managing reference signals for network clock synchronization
US5473274A (en) Local clock generator
US7576576B2 (en) Switchable PLL circuit
US5719510A (en) Software configurable digital clock generator
US20030011437A1 (en) Phase locked loop circuit
US7839222B2 (en) Systems and methods using programmable fixed frequency digitally controlled oscillators for multirate low jitter frequency synthesis
US4864253A (en) Phase locked loop wherein phase comparing and filtering are performed by microprocessor
KR100874413B1 (ko) 스위칭가능한 위상 고정 루프 및 그의 동작 방법
KR20010040162A (ko) 보정된 주파수 변조 위상 고정 루프 방법 및 장치
WO2000018013A1 (fr) Procede permettant de minimiser le dephasage du au changement de signal de reference dans une boucle a phase asservie, et boucle a phase asservie
CA2195193C (fr) Boucle numerique a phase asservie
EP0454955B1 (fr) Circuit de génération d'une horloge d'échantillonnage
US6828869B2 (en) Circuit for temperature determination
JP3305587B2 (ja) ディジタル遅延制御クロック発生器及びこのクロック発生器を使用する遅延ロックループ
US20050212565A1 (en) Single-chip digital phase frequency synthesiser
EP1039641B1 (fr) Méthode pour la synthèse d'un signal d'horloge et dispositif de synthèse
JPH10322200A (ja) 位相ロック検出回路
AU674444B2 (en) Phase detector
US20020048337A1 (en) Control of phase locked loop during change of synchronisation source
JPS62146020A (ja) Ｐｌｌ周波数シンセサイザ
JPH02262717A (ja) 周波数シンセサイザ
KR960000053Y1 (ko) 대역가변 dpll회로
EP1783914B1 (fr) Circuit PLL commutable avec deux boucles de verrouillage de phase

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A1

Designated state(s): AE AL AM AT AU AZ BA BB BG BR BY CA CH CN CR CU CZ DE DK DM EE ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MD MG MK MN MW MX NO NZ PL PT RO RU SD SE SG SI SK SL TJ TM TR TT TZ UA UG US UZ VN YU ZA ZW

AL Designated countries for regional patents

Kind code of ref document: A1

Designated state(s): GH GM KE LS MW SD SL SZ TZ UG ZW AM AZ BY KG KZ MD RU TJ TM AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE BF BJ CF CG CI CM GA GN GW ML MR NE SN TD TG

121 Ep: the epo has been informed by wipo that ep was designated in this application
DFPE Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101)
REG Reference to national code

Ref country code: DE

Ref legal event code: 8642

122 Ep: pct application non-entry in european phase