WO1999017103A2 - In-line fib process monitoring with wafer preservation - Google Patents

In-line fib process monitoring with wafer preservation Download PDF

Info

Publication number
WO1999017103A2
WO1999017103A2 PCT/US1998/017781 US9817781W WO9917103A2 WO 1999017103 A2 WO1999017103 A2 WO 1999017103A2 US 9817781 W US9817781 W US 9817781W WO 9917103 A2 WO9917103 A2 WO 9917103A2
Authority
WO
WIPO (PCT)
Prior art keywords
wafer
segment
cut
specimen
analysis
Prior art date
Application number
PCT/US1998/017781
Other languages
French (fr)
Inventor
Nicholas Dawes
Original Assignee
Micrion Corporation
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Micrion Corporation filed Critical Micrion Corporation
Priority to AU19946/99A priority Critical patent/AU1994699A/en
Publication of WO1999017103A2 publication Critical patent/WO1999017103A2/en

Links

Classifications

    • GPHYSICS
    • G01MEASURING; TESTING
    • G01NINVESTIGATING OR ANALYSING MATERIALS BY DETERMINING THEIR CHEMICAL OR PHYSICAL PROPERTIES
    • G01N23/00Investigating or analysing materials by the use of wave or particle radiation, e.g. X-rays or neutrons, not covered by groups G01N3/00 – G01N17/00, G01N21/00 or G01N22/00
    • G01N23/22Investigating or analysing materials by the use of wave or particle radiation, e.g. X-rays or neutrons, not covered by groups G01N3/00 – G01N17/00, G01N21/00 or G01N22/00 by measuring secondary emission from the material
    • G01N23/225Investigating or analysing materials by the use of wave or particle radiation, e.g. X-rays or neutrons, not covered by groups G01N3/00 – G01N17/00, G01N21/00 or G01N22/00 by measuring secondary emission from the material using electron or ion
    • G01N23/2255Investigating or analysing materials by the use of wave or particle radiation, e.g. X-rays or neutrons, not covered by groups G01N3/00 – G01N17/00, G01N21/00 or G01N22/00 by measuring secondary emission from the material using electron or ion using incident ion beams, e.g. proton beams
    • G01N23/2258Measuring secondary ion emission, e.g. secondary ion mass spectrometry [SIMS]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01JELECTRIC DISCHARGE TUBES OR DISCHARGE LAMPS
    • H01J2237/00Discharge tubes exposing object to beam, e.g. for analysis treatment, etching, imaging
    • H01J2237/30Electron or ion beam tubes for processing objects
    • H01J2237/304Controlling tubes
    • H01J2237/30472Controlling the beam
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01JELECTRIC DISCHARGE TUBES OR DISCHARGE LAMPS
    • H01J2237/00Discharge tubes exposing object to beam, e.g. for analysis treatment, etching, imaging
    • H01J2237/30Electron or ion beam tubes for processing objects
    • H01J2237/317Processing objects on a microscale
    • H01J2237/3174Etching microareas
    • H01J2237/31745Etching microareas for preparing specimen to be viewed in microscopes or analyzed in microanalysers

Definitions

  • This invention relates to methods for sampling a semiconductor wafer while preserving essential integrity of the wafer. More specifically, the invention relates to methods for in-line process monitoring of a semiconductor wafer without sacrificing the entire wafer in the process.
  • the process monitoring of fabricated semiconductor wafers is traditionally accomplished by removing the wafer from the manufacturing process for analysis. Such methods traditionally render the entire wafer unusable for further processing. Thus, the wafer used for analysis is discarded.
  • the wafer may be imaged by a focused ion beam ("FIB"), while still in process, to search for defects, the imaging capability of an FIB, even with integration of a scanning electron microscope (“SEM”), is not as good as that of a single column SEM.
  • SEM scanning electron microscope
  • the imaging capability of an FIB is further limited by inaccessibility for imaging of side surfaces of structural blocks on the wafer.
  • wafers used for conventional process monitoring are typically removed from the FIB system, a portion of the wafer is analyzed, and then the wafer is discarded.
  • This discarding of an entire wafer, including valuable intact circuit devises, can result in a significant financial loss.
  • the financial loss associated with discarding a wafer increases significantly. It is therefore desirable to develop methods which allow in-line process monitoring of semiconductor wafers without loss of the entire wafer.
  • U.S. Patent No. 5,270,552 issued to Ohnishi et al (hereinafter Ohnishi), and incorporated herein by reference, relates to monitoring of FIB processing of wafers.
  • the present invention provides improvements over what is taught in Ohnishi.
  • the improvements of the present invention include avoiding damage to the wafer and monitoring the FIB processing of wafers in a quick and effective manner. Accordingly it is an object of this invention to provide a method for in-line sampling of a semiconductor wafer while preserving essential integrity of the parent wafer.
  • This invention relates to methods for in-line sampling of a semiconductor wafer for monitoring purposes while preserving at least significant integrity of the parent wafer. More specifically, the invention employs focused ion beam technology and electrostatic probes or a mecahnical assembly, e.g., tweezers, to cut and remove a segment of a semiconductor wafer, while in process, for analysis, and to fill the void by deposition of a dielectric material on the wafer, thus preserving essential integrity of the wafer. The removed segment allows extensive analysis of the wafer, such as defect analysis, without sacrificing the entire wafer in the process.
  • a mecahnical assembly e.g., tweezers
  • the invention typically is practiced on a wafer of dielectric material, such as silicon, that is treated with integrated circuit fabricating steps such as selective impurity doping, passivation, chemical etching, material deposition, and the like.
  • the wafer is imaged by a focused ion beam to select a location to be analyzed.
  • the location can be selected for example by seemingly faulty appearance, faulty in situ testing, or otherwise.
  • a focused ion beam capable of etching the semiconductor wafer, is directed to that location on the wafer to cut from the wafer a segment of selected size, including depth, at that location. In one embodiment of the invention, three straight milling cuts are performed.
  • the cuts in this example penetrate the wafer to a depth of approximately 30 microns, at three sides of the segment to be removed.
  • a further cut is performed at an angle of approximately 45-60 degrees to the normal in such a way that a pyramidal polyhedron is milled with one corner well inside the bulk of the wafer.
  • the cross section of the cut segment viewed from the top is a square.
  • the segment is cut by making three milling cuts such that the cross sections of the cut segment viewed from the top and from each side are triangular.
  • An electrostatic probe brought to the proximity of the top side of the cut segment, removes the segment from the bulk of the wafer.
  • mechanical tweezers can remove the segment.
  • the removed segment is then available for analysis without further deteriorating or otherwise affecting the wafer from which it was cut. Once on a sample holder, extensive analysis of the removed segment is feasible.
  • the removed segment can be placed in a high resolution scanning electron microscope ("SEM"), it can be chemically decorated, or it can undergo a variety of material analyses.
  • SEM scanning electron microscope
  • the invention can include the further step of filling the cavity that has been created in the wafer as a result of removing the segment.
  • the deposition of the dielectric material closes the opening and restores the wafer surface to its original or other desired topography. In addition, it limits the level of contamination of the wafer by the ions of the FIB employed to cut out the removed segment.
  • the semiconductor wafer is silicon, and Gallium ions are used for etching it to remove the segment. Because Gallium ions can diffuse readily into silicon, the deposition of the dielectric material after removal of the segment encapsulates any contaminated silicon, thus reducing the risk of large area contamination.
  • the invention allows in-line process monitoring and defect analysis of a semiconductor wafer while preserving the integrity of the parent wafer.
  • FIGURE 1 is a flow chart delineating steps according to the invention for in-line sampling of a semiconductor wafer.
  • FIGURE 2 depicts a semiconductor wafer from which a segment has been cut according to the invention.
  • FIGURE 3(a) to FIGURE 3(e) schematically illustrate processes of separation in an embodiment of the separation method according to the present invention.
  • FIGURE 4(a) and FIGURE 4(b) schematically illustrate an example of a separation process for separating a specimen which can be processed in a transmission electron microscope (TEM).
  • TEM transmission electron microscope
  • FIGURE 5(a) and FIGURE 5(b) schematically illustrate another example of a separation process for separating a specimen which can be processed in a transmission electron microscope (TEM). Description of illustrated Embodiment
  • FIGURE 1 shows a flow chart depicting various steps in an illustrated embodiment of the present invention.
  • the first step of the process consists of imaging the silicon wafer by focusing a beam of Gallium ions on the surface of the wafer and detecting the emitted secondary ions.
  • the imaging of the wafer allows selection of the location where it is desirable to remove a segment for analysis.
  • FIGURE 1 shows that after selection of the appropriate location for removal of a segment, an FIB, capable of etching a silicon wafer, is used to cut away a segment of the wafer.
  • an FIB capable of etching a silicon wafer
  • three straight milling cuts are performed to a depth of approximately 30 microns, and then a final cut is performed at an angle of 45-60 degrees to the normal to the wafer in such a way that a pyramidal polyhedron solid is milled with one corner well inside the bulk silicon.
  • FIGURE 1 also shows that an electrostatic probe is brought to the proximity of the cut segment in order to remove the segment from the bulk silicon wafer. The FIB system then bonds the probe to the cut segment.
  • a user can manipulate the probe to place the removed segment onto a segment or sample holder.
  • the cut segment can then be analyzed by a variety of known techniques, such as SEM.
  • an FIB is used to deposit silicon dioxide on the wafer at the location where the segment was removed.
  • the deposition is accomplished by introducing chemicals, such as those in the siloxane family and typically in a vapor state, to the surface of the wafer in the presence of an FIB of Gallium ions incident on the wafer at the location of the removed segment.
  • the beam of Gallium ions interacts with the chemicals to deposit silicon dioxide onto the wafer.
  • the deposition at least coats or covers the surface where the segment was cut from the wafer.
  • FIGURE 1 further shows that the steps of imaging, etching the wafer to cut a segment of the wafer, and depositing dielectric material on the wafer, are accomplished in a high vacuum chamber.
  • the step of removing the cut segment can be either performed under high vacuum, or can be accomplished externally by removing the wafer from the vacuum chamber.
  • FIGURE 2 shows the geometry of one embodiment of a sample cut from a wafer according to one method of the present invention.
  • FIG. 3 (a) to FIG. 3 (e) show an embodiment of the present invention, illustrating steps (a) through (e) for separating from the specimen 12, a part of the specimen 12 including a portion to be analyzed.
  • the specimen 12 is silicon substrate, and the separated part of the specimen 12 is hereinafter referred to as "a separated specimen".
  • the process of separation will be described along the steps (a) through (e) successively.
  • FIG. 3 (a) the attitude of the specimen 12 is maintained so that the FIB 11 is perpendicularly radiated on the surface of the specimen 12.
  • the FIB 11 is scanned rectangularly on the vicinity of a portion to be separated; so that a rectangular hole 13 having a required depth is formed in the surface of the specimen 12.
  • the electrostatic probe 31 is manipulated to move the separated specimen 19 to a required place.
  • FIG. 4 (a) and FIG. 4(b) show an embodiment in which a portion of the specimen 12 is influenced in the same manner as in the above embodiment, and its separated specimen 19 is made into a thin film capable of being observed by a transmission electron microscope (TEM).
  • TEM transmission electron microscope
  • FIG. 4 (a) a portion 19a of the separated specimen 19 is previously cut out to be thin.
  • FIG 4 (b) the thin portion 19a of the separated specimen 19 is further thinned to form a thin film by the FIB 11.
  • the portion 19a of the specimen 19 is analyzed by a TEM. According to this embodiment, it is possible to remove a TEM specimen from a desired location on the specimen 12 easily and with accuracy, without destroying the specimen 12.
  • FIGS. 5 (a) and 5(b) show the removal of the separated specimen 19 by a mechanical assembly.
  • the mechanical assembly can take the form of tweezers capable of gripping the separated specimen 19.
  • One illustrative apparatus capable of practicing the invention as described above to achieve the mentioned steps is a commercially available focused ion beam instrument, such as model 9500 IL series marketed by Micrion Corporation. Electrostatic probes, capable of removing a cut segment of the wafer, are also commercially available. The methods of the invention, therefore, allow in-line processing of a semiconductor wafer while preserving the parent wafer.

Abstract

This invention relates to methods for in-line sampling of a semiconductor wafer for monitoring purposes while preserving at least significant integrity of the parent wafer. More specifically, the invention employs focused ion beam technology and electrostatic probes or a mechanical assembly, e.g., tweezers, to cut and remove a segment of a semiconductor wafer, while in process, for analysis, and to fill the void by deposition of a dielectric material on the wafer, thus preserving essential integrity of the wafer. The removed segment allows extensive analysis of the wafer, such as defect analysis, without sacrificing the entire wafer in the process. The invention can include the further step of filling the cavity that has been created in the wafer as a result of removing the segment. The deposition of the dielectric material closes the opening and restores the wafer surface to its original or other desired topography. In addition, it limits the level of contamination of the wafer by the ions of the FIB employed to cut out the removed segment.

Description

IN-LINE FIB PROCESS MONITORING WITH WAFER PRESERVATION
Background
This invention relates to methods for sampling a semiconductor wafer while preserving essential integrity of the wafer. More specifically, the invention relates to methods for in-line process monitoring of a semiconductor wafer without sacrificing the entire wafer in the process. The process monitoring of fabricated semiconductor wafers is traditionally accomplished by removing the wafer from the manufacturing process for analysis. Such methods traditionally render the entire wafer unusable for further processing. Thus, the wafer used for analysis is discarded.
Although the wafer may be imaged by a focused ion beam ("FIB"), while still in process, to search for defects, the imaging capability of an FIB, even with integration of a scanning electron microscope ("SEM"), is not as good as that of a single column SEM. The imaging capability of an FIB is further limited by inaccessibility for imaging of side surfaces of structural blocks on the wafer.
Furthermore, choices of chemicals for decoration of the sample are limited due to incompatibility of many chemicals used for decoration with the materials inside an FIB chamber. In addition, in the case of an FIB that uses Gallium ions, extensive contamination of the silicon wafer can occur, rendering the wafer not usable after exposure to the Gallium beam.
Thus, wafers used for conventional process monitoring are typically removed from the FIB system, a portion of the wafer is analyzed, and then the wafer is discarded. This discarding of an entire wafer, including valuable intact circuit devises, can result in a significant financial loss. As a wafer enters the advanced stages of processing, the financial loss associated with discarding a wafer increases significantly. It is therefore desirable to develop methods which allow in-line process monitoring of semiconductor wafers without loss of the entire wafer.
U.S. Patent No. 5,270,552 issued to Ohnishi et al (hereinafter Ohnishi), and incorporated herein by reference, relates to monitoring of FIB processing of wafers. The present invention provides improvements over what is taught in Ohnishi. The improvements of the present invention include avoiding damage to the wafer and monitoring the FIB processing of wafers in a quick and effective manner. Accordingly it is an object of this invention to provide a method for in-line sampling of a semiconductor wafer while preserving essential integrity of the parent wafer.
The invention is next described in connection with an illustrated embodiment. It will, however, be obvious to those skilled in the art that various modifications can be made to the embodiment without departing from the spirit or scope of this invention.
Summary of the Invention
This invention relates to methods for in-line sampling of a semiconductor wafer for monitoring purposes while preserving at least significant integrity of the parent wafer. More specifically, the invention employs focused ion beam technology and electrostatic probes or a mecahnical assembly, e.g., tweezers, to cut and remove a segment of a semiconductor wafer, while in process, for analysis, and to fill the void by deposition of a dielectric material on the wafer, thus preserving essential integrity of the wafer. The removed segment allows extensive analysis of the wafer, such as defect analysis, without sacrificing the entire wafer in the process.
The invention typically is practiced on a wafer of dielectric material, such as silicon, that is treated with integrated circuit fabricating steps such as selective impurity doping, passivation, chemical etching, material deposition, and the like. In one embodiment of the invention, the wafer is imaged by a focused ion beam to select a location to be analyzed. The location can be selected for example by seemingly faulty appearance, faulty in situ testing, or otherwise. After selecting the location that includes circuitry of interest or other wafer positions, a focused ion beam, capable of etching the semiconductor wafer, is directed to that location on the wafer to cut from the wafer a segment of selected size, including depth, at that location. In one embodiment of the invention, three straight milling cuts are performed. The cuts in this example penetrate the wafer to a depth of approximately 30 microns, at three sides of the segment to be removed. A further cut, is performed at an angle of approximately 45-60 degrees to the normal in such a way that a pyramidal polyhedron is milled with one corner well inside the bulk of the wafer. In such a case, the cross section of the cut segment viewed from the top is a square. In another embodiment, the segment is cut by making three milling cuts such that the cross sections of the cut segment viewed from the top and from each side are triangular. An electrostatic probe, brought to the proximity of the top side of the cut segment, removes the segment from the bulk of the wafer. Alternatively, mechanical tweezers can remove the segment. The removed segment is then available for analysis without further deteriorating or otherwise affecting the wafer from which it was cut. Once on a sample holder, extensive analysis of the removed segment is feasible. For example, the removed segment can be placed in a high resolution scanning electron microscope ("SEM"), it can be chemically decorated, or it can undergo a variety of material analyses.
The invention can include the further step of filling the cavity that has been created in the wafer as a result of removing the segment. The deposition of the dielectric material closes the opening and restores the wafer surface to its original or other desired topography. In addition, it limits the level of contamination of the wafer by the ions of the FIB employed to cut out the removed segment. In one embodiment of the invention, the semiconductor wafer is silicon, and Gallium ions are used for etching it to remove the segment. Because Gallium ions can diffuse readily into silicon, the deposition of the dielectric material after removal of the segment encapsulates any contaminated silicon, thus reducing the risk of large area contamination. Thus, the invention allows in-line process monitoring and defect analysis of a semiconductor wafer while preserving the integrity of the parent wafer.
Brief Description of the Drawings
FIGURE 1 is a flow chart delineating steps according to the invention for in-line sampling of a semiconductor wafer.
FIGURE 2 depicts a semiconductor wafer from which a segment has been cut according to the invention.
FIGURE 3(a) to FIGURE 3(e) schematically illustrate processes of separation in an embodiment of the separation method according to the present invention.
FIGURE 4(a) and FIGURE 4(b) schematically illustrate an example of a separation process for separating a specimen which can be processed in a transmission electron microscope (TEM).
FIGURE 5(a) and FIGURE 5(b) schematically illustrate another example of a separation process for separating a specimen which can be processed in a transmission electron microscope (TEM). Description of illustrated Embodiment
FIGURE 1 shows a flow chart depicting various steps in an illustrated embodiment of the present invention. The first step of the process consists of imaging the silicon wafer by focusing a beam of Gallium ions on the surface of the wafer and detecting the emitted secondary ions. The imaging of the wafer allows selection of the location where it is desirable to remove a segment for analysis.
Further reference to FIGURE 1 also shows that after selection of the appropriate location for removal of a segment, an FIB, capable of etching a silicon wafer, is used to cut away a segment of the wafer. In one practice of the invention, illustrated in FIGURE 2, three straight milling cuts are performed to a depth of approximately 30 microns, and then a final cut is performed at an angle of 45-60 degrees to the normal to the wafer in such a way that a pyramidal polyhedron solid is milled with one corner well inside the bulk silicon. FIGURE 1 also shows that an electrostatic probe is brought to the proximity of the cut segment in order to remove the segment from the bulk silicon wafer. The FIB system then bonds the probe to the cut segment. Subsequently, a user can manipulate the probe to place the removed segment onto a segment or sample holder. The cut segment can then be analyzed by a variety of known techniques, such as SEM. With further reference to FIGURE 1, after the segment is removed from the wafer, an FIB is used to deposit silicon dioxide on the wafer at the location where the segment was removed. The deposition is accomplished by introducing chemicals, such as those in the siloxane family and typically in a vapor state, to the surface of the wafer in the presence of an FIB of Gallium ions incident on the wafer at the location of the removed segment. The beam of Gallium ions interacts with the chemicals to deposit silicon dioxide onto the wafer. The deposition at least coats or covers the surface where the segment was cut from the wafer. It typically fills the cavity created by the removal of the cut segment, and can restore the surface of the wafer to its original topography. Because Gallium ions are contaminants in silicon, coating the cuts in the wafer with such a dielectric as silicon dioxide reduces the risk of large area contamination by encapsulating any contaminated silicon.
FIGURE 1 further shows that the steps of imaging, etching the wafer to cut a segment of the wafer, and depositing dielectric material on the wafer, are accomplished in a high vacuum chamber. The step of removing the cut segment can be either performed under high vacuum, or can be accomplished externally by removing the wafer from the vacuum chamber. FIGURE 2 shows the geometry of one embodiment of a sample cut from a wafer according to one method of the present invention.
Next, with reference to FIGS. 3 (a) - 3 (e), the processing on the specimen 12 by means of an FIB apparatus will be described. FIG. 3 (a) to FIG. 3 (e) show an embodiment of the present invention, illustrating steps (a) through (e) for separating from the specimen 12, a part of the specimen 12 including a portion to be analyzed. In this embodiment, the specimen 12 is silicon substrate, and the separated part of the specimen 12 is hereinafter referred to as "a separated specimen". The process of separation will be described along the steps (a) through (e) successively. (a) In FIG. 3 (a), the attitude of the specimen 12 is maintained so that the FIB 11 is perpendicularly radiated on the surface of the specimen 12. The FIB 11 is scanned rectangularly on the vicinity of a portion to be separated; so that a rectangular hole 13 having a required depth is formed in the surface of the specimen 12.
(b) In FIG. 3 (b) the specimen 12 is tilted so that the axis of the FIB 11 is tilted at an angle of about 70° relative to the surface of the specimen 12. The FIB 11 is radiated to a side portion of the specimen 12 in which the rectangular hole 13 is formed, so that a bottom hole 14 is formed in parallel to the surface of the portion to be separated. The tilt angle of the specimen 12 (the attitude of the specimen 12) is changed by means of 1 specimen rotator. (c) In FIG. 3 (c), the attitude of the specimen 12 is changed so that the surface of the specimen 12 is set to be perpendicular to the FIB 1 1 again. The FIB 11 is scanned along a circumferential portion to be separated so that trenches are formed.
(d) In FIG. 3 (d), in order to separate the portion to be separated by using the FIB 11 , the FIB 11 is scanned along the circumferential portion to be separated to elongate the trenches 15. Next, a separated specimen 19 is cut from the specimen 12. The cut-out separated specimen 19 is supported by the electrostatic probe 31.
(e) In FIG. 3 (e), the electrostatic probe 31 is manipulated to move the separated specimen 19 to a required place.
FIG. 4 (a) and FIG. 4(b) show an embodiment in which a portion of the specimen 12 is spirited in the same manner as in the above embodiment, and its separated specimen 19 is made into a thin film capable of being observed by a transmission electron microscope (TEM).
In FIG. 4 (a) a portion 19a of the separated specimen 19 is previously cut out to be thin. In FIG 4 (b) the thin portion 19a of the separated specimen 19 is further thinned to form a thin film by the FIB 11. The portion 19a of the specimen 19 is analyzed by a TEM. According to this embodiment, it is possible to remove a TEM specimen from a desired location on the specimen 12 easily and with accuracy, without destroying the specimen 12.
FIGS. 5 (a) and 5(b) show the removal of the separated specimen 19 by a mechanical assembly. The mechanical assembly can take the form of tweezers capable of gripping the separated specimen 19.
One illustrative apparatus capable of practicing the invention as described above to achieve the mentioned steps is a commercially available focused ion beam instrument, such as model 9500 IL series marketed by Micrion Corporation. Electrostatic probes, capable of removing a cut segment of the wafer, are also commercially available. The methods of the invention, therefore, allow in-line processing of a semiconductor wafer while preserving the parent wafer.
It will thus be seen that the invention attains the objectives set forth above. Because certain changes in the above processes can be made without departing from the spirit or scope of the invention, the above description is intended to be interpreted as illustrative and not in a limiting sense.

Claims

What is claimed is:
1. A method for sampling a semiconductor wafer for analysis comprising the steps of imaging said wafer, for selecting the location of a segment for sampling, by detecting particles emitted in response to a focused ion beam incident on the wafer, cutting said wafer at the selected location by directing a wafer-etching focused ion beam onto the wafer to separate the segment from the wafer, removing the separated segment from the wafer, and depositing a dielectric material on the wafer surface from which said segment was cut.
2. The method of claim 1 wherein said semiconductor wafer is silicon.
3. The method of claim 1 wherein said cut segment consists of a plurality of intact layers, introduced by manufacturing process, with a conical shape and a cross section selected form the group consisting of circles, ellipses, squares, and triangles.
4. The method of claim 1 wherein the step of removing said cut segment is accomplished by an electrostatic probe positioned in the proximity of said cut segment.
5. The method of claim 1 wherein the step of depositing a dielectric material is achieved by depositing silicon dioxide on the wafer surface from which said segment was cut.
6. The method of claim 1 wherein the step of removing said cut segment is accomplished by mechanical tweezers positioned in contact with said cut segment.
7. A method for sampling a semiconductor wafer for analysis comprising the steps of cutting said wafer at a selected location by directing a wafer-etching focused ion beam onto the wafer to separate the segment from the wafer, and removing the separated segment from the wafer using an electrostatic probe.
PCT/US1998/017781 1997-08-27 1998-08-27 In-line fib process monitoring with wafer preservation WO1999017103A2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
AU19946/99A AU1994699A (en) 1997-08-27 1998-08-27 In-line fib process monitoring with wafer preservation

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US5769697P 1997-08-27 1997-08-27
US60/057,696 1997-08-27

Publications (1)

Publication Number Publication Date
WO1999017103A2 true WO1999017103A2 (en) 1999-04-08

Family

ID=22012197

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US1998/017781 WO1999017103A2 (en) 1997-08-27 1998-08-27 In-line fib process monitoring with wafer preservation

Country Status (2)

Country Link
AU (1) AU1994699A (en)
WO (1) WO1999017103A2 (en)

Cited By (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6717156B2 (en) * 2001-05-08 2004-04-06 Hitachi, Ltd. Beam as well as method and equipment for specimen fabrication
US6781125B2 (en) 2000-11-02 2004-08-24 Hitachi, Ltd. Method and apparatus for processing a micro sample
JP2006292766A (en) * 2006-05-31 2006-10-26 Hitachi Ltd Beam member, and sample processing device and sample extraction method using beam member
US7709062B2 (en) 2002-04-22 2010-05-04 Hitachi High-Technologies Corporation Refilling method by ion beam, instrument for fabrication and observation by ion beam, and manufacturing method of electronic device
JP2011013223A (en) * 2010-07-30 2011-01-20 Hitachi Ltd Beam member and sample processing device using beam member
JP2011133493A (en) * 2011-03-25 2011-07-07 Hitachi Ltd Sample processing apparatus
JP2016058383A (en) * 2014-09-11 2016-04-21 エフ・イ−・アイ・カンパニー Automated slice and view undercut

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
AUPP571098A0 (en) 1998-09-07 1998-10-01 Nufarm Limited Method of treatment of animals

Cited By (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7550750B2 (en) 2000-11-02 2009-06-23 Hitachi, Ltd. Method and apparatus for processing a micro sample
US7888639B2 (en) 2000-11-02 2011-02-15 Hitachi, Ltd. Method and apparatus for processing a micro sample
US6927391B2 (en) 2000-11-02 2005-08-09 Hitachi, Ltd. Method and apparatus for processing a micro sample
US8618520B2 (en) 2000-11-02 2013-12-31 Hitachi, Ltd. Method and apparatus for processing a micro sample
US7470918B2 (en) 2000-11-02 2008-12-30 Hitachi Ltd. Method and apparatus for processing a micro sample
US7205554B2 (en) 2000-11-02 2007-04-17 Hitachi, Ltd. Method and apparatus for processing a micro sample
US6781125B2 (en) 2000-11-02 2004-08-24 Hitachi, Ltd. Method and apparatus for processing a micro sample
US7465945B2 (en) 2000-11-02 2008-12-16 Hitachi, Ltd. Method and apparatus for processing a micro sample
US7205560B2 (en) 2000-11-02 2007-04-17 Hitachi, Ltd. Method and apparatus for processing a micro sample
US8222618B2 (en) 2000-11-02 2012-07-17 Hitachi, Ltd. Method and apparatus for processing a microsample
US6717156B2 (en) * 2001-05-08 2004-04-06 Hitachi, Ltd. Beam as well as method and equipment for specimen fabrication
US7709062B2 (en) 2002-04-22 2010-05-04 Hitachi High-Technologies Corporation Refilling method by ion beam, instrument for fabrication and observation by ion beam, and manufacturing method of electronic device
JP2006292766A (en) * 2006-05-31 2006-10-26 Hitachi Ltd Beam member, and sample processing device and sample extraction method using beam member
JP2011013223A (en) * 2010-07-30 2011-01-20 Hitachi Ltd Beam member and sample processing device using beam member
JP2011133493A (en) * 2011-03-25 2011-07-07 Hitachi Ltd Sample processing apparatus
JP2016058383A (en) * 2014-09-11 2016-04-21 エフ・イ−・アイ・カンパニー Automated slice and view undercut

Also Published As

Publication number Publication date
AU1994699A (en) 1999-04-23

Similar Documents

Publication Publication Date Title
KR100253145B1 (en) Sample separating method & analyzing method of separated sample
US7297965B2 (en) Method and apparatus for sample formation and microanalysis in a vacuum chamber
US9349570B2 (en) Method and apparatus for sample extraction and handling
US7525087B2 (en) Method for creating observational sample
JP2007108105A (en) Method for preparing sample for electron microscope, converged ion beam device and a sample support stand
JP4283432B2 (en) Sample preparation equipment
JP2002174571A (en) Thinning and working for tem sample
WO1999017103A2 (en) In-line fib process monitoring with wafer preservation
CN107860620B (en) Transmission electron microscope sample and preparation method thereof
US5940678A (en) Method of forming precisely cross-sectioned electron-transparent samples
US6723650B1 (en) TEM sample preparation using transparent defect protective coating
Park Cross-sectional TEM specimen preparation of semiconductor devices by focused ion beam etching
CN104792585B (en) Preparation method for TEM sample
Herlinger et al. TEM sample preparation using a focused ion beam and a probe manipulator
CN113466268B (en) Combined sample and preparation method thereof
US6251782B1 (en) Specimen preparation by focused ion beam technique
Anderson et al. Practical Aspects of FIB Tem Specimen Preparation: With Emphasis On Semiconductor Applications
JP2004069628A (en) Method for producing in-line test sample
US5933704A (en) Method to reveal the architecture of multilayer interconnectors in integrated circuits
JP4037023B2 (en) Incision processing method and preparation method of transmission electron microscope sample
KR20060078915A (en) Manufacturing method of sample for tem analysis
EP1612836A2 (en) Method for the removal of a microscopic sample from a substrate
JP2002148162A (en) Slice sample fixing method and sample using it
KR100655581B1 (en) Device for Coating Specimen for Analyzing by Transmission Electron Microscope and Method for Coating it using the same
Rai et al. Specific area planar and cross-sectional lift-out techniques: Procedures and novel applications

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A2

Designated state(s): AL AM AT AU AZ BA BB BG BR BY CA CH CN CU CZ DE DK EE ES FI GB GE GH GM HR HU ID IL IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MD MG MK MN MW MX NO NZ PL PT RO RU SD SE SG SI SK SL TJ TM TR TT UA UG UZ VN YU ZW

AL Designated countries for regional patents

Kind code of ref document: A2

Designated state(s): GH GM KE LS MW SD SZ UG ZW AM AZ BY KG KZ MD RU TJ TM AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE BF BJ CF CG CI CM GA GN GW ML MR NE SN TD TG

121 Ep: the epo has been informed by wipo that ep was designated in this application
REG Reference to national code

Ref country code: DE

Ref legal event code: 8642

NENP Non-entry into the national phase

Ref country code: JP

Ref document number: 1999520180

Format of ref document f/p: F

NENP Non-entry into the national phase

Ref country code: CA

122 Ep: pct application non-entry in european phase
WD Withdrawal of designations after international publication

Free format text: AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, CA, CH, CN, CU, CZ, DE, DK, EE, ES, FI, GB, GE, GH, GM, HR,HU, ID, IL, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MD, MG, MK, MN, MW, MX, NO, NZ, PL, PT, RO, RU, SD, SE, SG, SI, SK, SL, TJ, TM, TR, TT, UA, UG, UZ, VN, YU, ZW