WO1999000904A8 - Interleaved differential analog-to-digital converter - Google Patents

Interleaved differential analog-to-digital converter

Info

Publication number
WO1999000904A8
WO1999000904A8 PCT/US1998/010835 US9810835W WO9900904A8 WO 1999000904 A8 WO1999000904 A8 WO 1999000904A8 US 9810835 W US9810835 W US 9810835W WO 9900904 A8 WO9900904 A8 WO 9900904A8
Authority
WO
WIPO (PCT)
Prior art keywords
circuit
converted
analog
conversion
segment
Prior art date
Application number
PCT/US1998/010835
Other languages
French (fr)
Other versions
WO1999000904A9 (en
WO1999000904A1 (en
Inventor
James Jason Locascio
Original Assignee
Maxim Integrated Products
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Maxim Integrated Products filed Critical Maxim Integrated Products
Publication of WO1999000904A1 publication Critical patent/WO1999000904A1/en
Publication of WO1999000904A8 publication Critical patent/WO1999000904A8/en
Publication of WO1999000904A9 publication Critical patent/WO1999000904A9/en

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M1/00—Analogue/digital conversion; Digital/analogue conversion
    • H03M1/12—Analogue/digital converters
    • H03M1/1205—Multiplexed conversion systems
    • H03M1/122—Shared using a single converter or a part thereof for multiple channels, e.g. a residue amplifier for multiple stages
    • H03M1/1225—Shared using a single converter or a part thereof for multiple channels, e.g. a residue amplifier for multiple stages using time-division multiplexing

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Analogue/Digital Conversion (AREA)

Abstract

An interleaved differential analog-to-digital converter which allows differential analog-to-digital conversion of interleaved segments of two or more analog signals to be converted without loss of partial bits at the end of each conversion segment. The converter utilizes a separate feedback capacitor for each analog signal to be converted, together with a switch for switching the feedback capacitor into the circuit when the respective analog input is to be converted and for switching the respective capacitor out of the circuit when the respective analog input signal is not being converted. Thus, each feedback capacitor, when switched out of the circuit, will retain a charge representing whatever fraction of a bit remained thereon when switched out of the circuit, so that when switched back into the circuit, the conversion of the next respective analog signal segment may begin from that value of charge. Thus, loss of fractional bits at the end of the conversion of each segment is prevented. Various embodiments are described.
PCT/US1998/010835 1997-06-30 1998-05-28 Interleaved differential analog-to-digital converter WO1999000904A1 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US88559097A 1997-06-30 1997-06-30
US08/885,590 1997-06-30

Publications (3)

Publication Number Publication Date
WO1999000904A1 WO1999000904A1 (en) 1999-01-07
WO1999000904A8 true WO1999000904A8 (en) 1999-04-15
WO1999000904A9 WO1999000904A9 (en) 1999-05-14

Family

ID=25387268

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US1998/010835 WO1999000904A1 (en) 1997-06-30 1998-05-28 Interleaved differential analog-to-digital converter

Country Status (1)

Country Link
WO (1) WO1999000904A1 (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6261291B1 (en) 1999-07-08 2001-07-17 David J. Talaber Orthopedic implant assembly

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH07249989A (en) * 1994-03-11 1995-09-26 Yamaha Corp Analog/digital converter
US5949360A (en) * 1995-09-06 1999-09-07 Yamaha Corporation Analog/digital converter utilizing time-shared integrating circuitry

Also Published As

Publication number Publication date
WO1999000904A9 (en) 1999-05-14
WO1999000904A1 (en) 1999-01-07

Similar Documents

Publication Publication Date Title
EP0571075A3 (en) Analog to digital converter with autoranging offset.
WO2006051212A3 (en) Symmetrical time/voltage conversion circuit
WO2001091303A3 (en) Method and apparatus for use in switched capacitor systems
GB2223879B (en) Delta-sigma modulator with switch capacitor for input to an analog-to-digital converter
MY114831A (en) Receiver with sigma-delta analog-to-digital converter
AU7873094A (en) Sub-ranging analog-to-digital converter
AU4885393A (en) Digital-to-analogue conversion
EP0351788A3 (en) Analog-to-digital converting system
EP0297503A3 (en) Oversampling a/d converter with two capacitor arrays
EP0112180A3 (en) Analog to digital flash converter
NO995892D0 (en) Analog / digital conversion using frequency modulated input or intermediate values
WO2000035096A3 (en) Analog-digital converter
WO2001011787A3 (en) Sigma-delta a/d converter
WO1999048202A3 (en) Converter with programmable gain control
WO2001011785A3 (en) Cascade sigma-delta modulator
CA2092482A1 (en) Multistage switching facility for optical signals
WO2001050744A8 (en) Hdtv receiver having fast digital if agc and analog rf agc
ATA507481A (en) A=D converter circuit - has converters, sample-and-hold circuits, clock driver and parallel-to-serial converter to add or switch A=D outputs for quantising input
WO1999000904A8 (en) Interleaved differential analog-to-digital converter
WO1997009788A3 (en) A/d conversion with folding and interpolation
KR950035459A (en) Dual Input Analog-to-Digital Converter Using Single Converter Module
GR3019056T3 (en) Low voltage D.C. to D.C. converter.
WO2002047273A3 (en) Analog-to-digital converter and method for converting an analog signal into a digital signal
WO1998053555A3 (en) Digital to analogue and analogue to digital converters
EP1142126A4 (en) Capacitive flash analog to digital converter

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A1

Designated state(s): JP KR

AL Designated countries for regional patents

Kind code of ref document: A1

Designated state(s): AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE

DFPE Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101)
AK Designated states

Kind code of ref document: C1

Designated state(s): JP KR

AL Designated countries for regional patents

Kind code of ref document: C1

Designated state(s): AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE

CFP Corrected version of a pamphlet front page
CR1 Correction of entry in section i

Free format text: PAT. BUL. 01/99 UNDER (54) THE TITLE IN ENGLISH SHOULD READ "INTERLEAVED DIFFERENTIAL ANALOG-TO-DIGITAL CONVERTER"

121 Ep: the epo has been informed by wipo that ep was designated in this application
AK Designated states

Kind code of ref document: C2

Designated state(s): JP KR

AL Designated countries for regional patents

Kind code of ref document: C2

Designated state(s): AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE

COP Corrected version of pamphlet

Free format text: PAGES 1/4-4/4, DRAWINGS, REPLACED BY NEW PAGES 1/4-4/4; DUE TO LATE TRANSMITTAL BY THE RECEIVING OFFICE

NENP Non-entry into the national phase in:

Ref country code: JP

Ref document number: 1999509793

Format of ref document f/p: F

122 Ep: pct application non-entry in european phase