WO1998030913A2 - A fiducial for aligning an integrated circuit die - Google Patents

A fiducial for aligning an integrated circuit die Download PDF

Info

Publication number
WO1998030913A2
WO1998030913A2 PCT/US1997/022690 US9722690W WO9830913A2 WO 1998030913 A2 WO1998030913 A2 WO 1998030913A2 US 9722690 W US9722690 W US 9722690W WO 9830913 A2 WO9830913 A2 WO 9830913A2
Authority
WO
WIPO (PCT)
Prior art keywords
fiducial
integrated circuit
circuit die
region
disposed
Prior art date
Application number
PCT/US1997/022690
Other languages
French (fr)
Other versions
WO1998030913A3 (en
Inventor
Paul George Winer
Richard H. Livengood
Original Assignee
Intel Corporation
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Intel Corporation filed Critical Intel Corporation
Priority to IL13056197A priority Critical patent/IL130561A0/en
Priority to AU57953/98A priority patent/AU5795398A/en
Priority to EP97954083A priority patent/EP0958608A4/en
Publication of WO1998030913A2 publication Critical patent/WO1998030913A2/en
Publication of WO1998030913A3 publication Critical patent/WO1998030913A3/en

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/58—Structural electrical arrangements for semiconductor devices not otherwise provided for, e.g. in combination with batteries
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/544—Marks applied to semiconductor devices or parts, e.g. registration marks, alignment structures, wafer maps
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2223/00—Details relating to semiconductor or other solid state devices covered by the group H01L23/00
    • H01L2223/544—Marks applied to semiconductor devices or parts
    • H01L2223/5442—Marks applied to semiconductor devices or parts comprising non digital, non alphanumeric information, e.g. symbols
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2223/00—Details relating to semiconductor or other solid state devices covered by the group H01L23/00
    • H01L2223/544—Marks applied to semiconductor devices or parts
    • H01L2223/54473—Marks applied to semiconductor devices or parts for use after dicing
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2223/00—Details relating to semiconductor or other solid state devices covered by the group H01L23/00
    • H01L2223/544—Marks applied to semiconductor devices or parts
    • H01L2223/54473—Marks applied to semiconductor devices or parts for use after dicing
    • H01L2223/5448—Located on chip prior to dicing and remaining on chip after dicing
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S148/00—Metal treatment
    • Y10S148/102—Mask alignment
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S438/00—Semiconductor device manufacturing: process
    • Y10S438/975—Substrate or mask aligning feature

Definitions

  • the present invention relates generally to the field of integrated circuit testing and more particularly to an alignment mark in an integrated circuit die for aligning and navigating through an integrated circuit die.
  • the integrated circuit must be thoroughly tested to ensure that the circuit performs as intended. Any portion of the integrated circuit which does not function properly must be identified so that it can be fixed by modifying the design of the integrated circuit.
  • This process of testing an integrated circuit to identify problems with its design is known as debugging. After debugging the integrated circuit and correcting any problems with its design, the final fully functional integrated circuit designs are used to mass produce the integrated circuits in a manufacturing environment for consumer use.
  • FIG. 1 illustrates a surface view of the bottom of a controlled collapse chip connection (C4) chip 101 from which it is desired to collect electrical data from an integrated circuit node 103.
  • C4 packaged chip 101 includes an integrated circuit die 111 mounted on a C4 package 113.
  • Integrated circuit node 103 is buried beneath the surface of the integrated circuit die 111.
  • fiducials 105, 107 and 109 are formed in integrated circuit die 111 to provide points of reference when positioning and navigating through integrated circuit die 111. Since fiducials 105, 107 and 109 are formed beneath the substrate of integrated circuit die 111 , they must also be exposed so that they can be accessed during the debug process.
  • FIG 2 is an illustration of a cross-section of a fiducial 201.
  • Fiducial 201 is disposed in a fiducial region located between dotted lines labeled 203 and 205 of an integrated circuit die.
  • fiducial 201 includes diffusion regions 207, 209 and 211 disposed in the substrate 213 of the integrated circuit die.
  • Tungsten metal contacts 215, 217 and 219 are disposed in an oxide layer 221.
  • Metal contacts 215, 217 and 219 provide electrical access to diffusion regions 207, 209 and 211 respectively.
  • a metal pattern 223 is disposed beneath oxide layer 221.
  • Metal pattern 223 provides alignment information for use during the positioning of and navigation through the integrated circuit die.
  • An epoxy layer 225 is disposed beneath the integrated circuit die to bond the integrated circuit die to the C4 package (not shown).
  • the FIB milling tool must be used to mill the remaining portion of substrate 213 since metal contacts 215, 217 and 219 are exceptionally sensitive to laser chemical etching.
  • metal contacts 215, 217 and 219 are exceptionally sensitive to laser chemical etching.
  • a laser chemical etch is performed all the way down to oxide layer 221 using present day techniques, a catastrophic acceleration of the etching process occurs at metal contacts 215, 217 and 219. This catastrophic acceleration is the result of metal contacts 215, 217 and 219 being etched at a much higher rate than oxide layer 221 when using a laser chemical etch. Consequently, fiducial 201 may be damaged when contacts 215, 217 and 219 are etched with a laser chemical etcher.
  • fiducial 201 after substrate 213 is removed from fiducial 201 , special care must be given to fiducial 201 to prevent excessive amounts of light from being exposed to the epoxy layer 225. For example, in some instances when epoxy layer 225 is exposed to an excessive amount of laser light, epoxy layer 225 may boil and expand, consequently rupturing the adjacent substrate and destroying the fiducial and the surrounding integrated circuit.
  • a fiducial that does not require both a laser chemical etch and a focused ion beam mill to expose a fiducial for aligning an integrated circuit.
  • a fiducial should have the ability to be exposed using only a laser chemical etch.
  • the fiducial should not suffer from the risk of being destroyed because of the catastrophic etching of metal contacts in the oxide layer.
  • the fiducial should also have a minimal risk of being damaged from the exposure light to an epoxy underfill layer.
  • a fiducial for aligning an integrated circuit die is described.
  • the fiducial is disposed in a fiducial region of the integrated circuit die.
  • a diffusion region is disposed in the fiducial region of a substrate of the integrated circuit die.
  • An oxide layer without a contact is disposed over the diffusion region in the fiducial region of the integrated circuit die.
  • a metal pattern is disposed over the oxide layer in the fiducial region of the integrated circuit die.
  • Figure 1 is an illustration of fiducials arranged in an integrated circuit die for aligning the integrated circuits die to precisely locate an integrated circuit node of interest.
  • Figure 2 is an illustration of a cross-section of a prior art fiducial.
  • Figure 3 is an illustration of a cross-section of a fiducial in accordance with the teachings of the present invention.
  • Figure 4 is an illustration of a view of a fiducial from the back side of the integrated circuit die in accordance with the teachings of the present invention.
  • the present invention features a light blocking path and a fiducial region that contains a floating diffusion, but is free of metal contacts.
  • the present invention includes a metal pattern layer that provides alignment information that may be used during debug of the integrated circuit die.
  • the light blocking path protects an epoxy underfill layer in a C4 mounted integrated circuit die after a substrate layer has been cleared and removed from the fiducial.
  • the floating diffusion region of the present invention provides a topography in the oxide layer, which provides additional alignment information in combination with the metal pattern layer of the presently described fiducial.
  • FIG. 3 is an illustration a cross-section of a fiducial 301 in accordance with the teachings of the present invention.
  • Fiducial 301 is formed in an integrated circuit die in a fiducial region disposed between dotted lines 303 and 305 of Figure 3.
  • fiducial 301 includes diffusion regions 307, 309 and 311 floating in substrate 313 of the integrated circuit die.
  • oxide layer 321 is formed over diffusion regions 307, 309 and 311 as shown in Figure 3.
  • a layer of metal is then formed such that a metal pattern 323 is formed over the oxide layer 321 within the fiducial region disposed between dotted lines 303 and 305 in Figure 3.
  • a layer of epoxy 325 is formed beneath the integrated circuit die in fiducial 301 to bond the integrated circuit die to an underlying C4 package (not shown).
  • light block 327 is disposed between the metal pattern 323 and the epoxy underfill layer 325 in the fiducial region between dotted lines 303 and 305 as shown in Figure 3.
  • Fiducial 301 is configured to be exposed from the back side 331 of the integrated circuit die by removing substrate 313 and diffusion regions 307, 309 and 311.
  • substrate layer 313 and diffusion regions 307, 309 and 311 are comprised of silicon and only a laser chemical etch is used to completely remove the entire substrate layer 313 and diffusion regions 307, 309 and 311 down to oxide layer 321.
  • metal pattern 323 is visible through oxide layer 321 for aligning and positioning the integrated circuit die.
  • the laser chemical etch process used to remove substrate layer 313 and diffusion regions 307, 309 and 311 has a high selectivity of silicon over oxide.
  • the silicon of substrate layer 313 and diffusion regions 307, 309 and 311 are milled at a rate of X using the laser chemical etch.
  • the oxide of oxide layer 321 is milled at a substantially slower rate of X/1000 by the same laser chemical etch process. As a result, etching effectively stops when oxide layer 321 is reached after substrate layer 313 and diffusion regions 307, 309 and 311 are entirely removed with the laser chemical etch.
  • oxide layer 321 is free of metal contacts within the fiducial region disposed between dotted lines 303 and 305, the present invention does not suffer the same catastrophic acceleration of the etching process when metal contacts are reached with a laser chemical etch in the prior art.
  • the additional FIB milling step is no longer needed to remove a final remaining portion of substrate layer 313 since the laser chemical etch may be used to remove the entire substrate 313 and diffusion regions 307, 309 and 311 because the oxide layer 321 is free of metal contacts.
  • the metal contacts 215, 217 and 219 of prior art fiducial 201 are useful to the effect that they provide alignment information that may be used during the debug process. It is appreciated, however, that the presently described fiducial 301 also provides similar alignment information with the topography 329 on oxide layer 321.
  • the presently described fiducial 301 also provides similar alignment information with the topography 329 on oxide layer 321.
  • the floating diffusion regions 307, 309 and 311 in substrate 313 by forming the floating diffusion regions 307, 309 and 311 in substrate 313, corresponding ridges are formed in oxide layer 321 that result in topography 329 near each respective diffusion region 307, 309 and 311. That is, by providing floating diffusion regions 307, 309 and 311 in fiducial 301 , topography 329 in oxide layer 321 provides information that may be used to help align the integrated circuit die during the debug process. Accordingly, topography 329 in oxide layer 321 may be used in combination with metal pattern 323 for alignment and navigation purposes of the integrated circuit die.
  • light block 327 is disposed between the metal pattern 323 and epoxy underfill layer 325.
  • Light block 327 protects epoxy underfill layer 325 from being exposed to an excessive amount of light.
  • light block 327 is located within the fiducial region disposed between dotted lines 303 and 305.
  • light block 327 protects the epoxy underfill layer 325 in a C4 packaged integrated circuit die from laser light that may shine through the back side 331 of the integrated circuit die through oxide layer 321 after substrate layer 313 has been removed with a laser chemical etch.
  • FIG 4 is an illustration of a fiducial 401 as viewed from the back side of the integrated circuit die in accordance with the teachings of the present invention.
  • Fiducial 401 includes diffusion regions 407A, 409A, 411 A, 407B, 409B and 411B which are floating diffusions disposed in the substrate (not shown) of the integrated circuit die.
  • Diffusions 407A, 409A, 411 A, 407B, 409B and 411 B are located within the fiducial region 403.
  • Diffusions regions 407A, 409A, 411 A, 407B, 409B and 411 B are coupled together with a diffusion bar 435, which is also disposed outside and around diffusion region 403 as shown in Figure 4.
  • Diffusion bar 435 is coupled to contacts 437, 439, 441 and 443 to provide an external electrical connection to diffusion regions 407A, 409A, 411 A, 407B, 409B and 411 B. It is appreciated that metal contacts 437, 439, 441 and 443 are all disposed outside of the fiducial region 403 as shown in Figure 4. With the diffusion regions 407A, 409A, 411 A, 407B, 409B and 411B shown in Figure 4, topography is formed in the oxide layer (not shown), which is disposed between the diffusion regions 407A, 409A, 411 A, 407B, 409B and 411B and a metal pattern 423.
  • metal pattern 423 is visible through the oxide layer and provides alignment and navigation information for the integrated circuit die.
  • Light block 427 is disposed between metal pattern 423 and an epoxy underfill layer (not shown). Light block 427 protects the epoxy underfill layer from laser light that may shine from the back side of the integrated circuit die through the oxide layer.
  • the presently described fiducial eliminates the prior art step of removing a portion of the substrate with a FIB milling tool. This additional step is no longer necessary since the presently described oxide layer between the diffusion regions and the metal pattern layer is free of metal contacts. The elimination of this step results in a significant reduction of throughput time for exposing fiducials and therefore reduces the overall debug time of an integrated circuit die. Moreover, with the light block of the present invention, the underlying epoxy underfill layer is protected from excessive light, which reduces the risks of inadvertently damaging integrated circuit dies during debug.

Landscapes

  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Semiconductor Integrated Circuits (AREA)
  • Tests Of Electronic Circuits (AREA)
  • Weting (AREA)
  • Exposure And Positioning Against Photoresist Photosensitive Materials (AREA)

Abstract

A fiducial for aligning an integrated circuit die (301). In one embodiment, the fiducial is configured to be exposed by laser chemical etching through a silicon substrate (313) through the back side of a C4 package integrated circuit die. The presently described fiducial includes floating diffusion regions (307, 309, 311) disposed in the substrate. An oxide layer (321) free of metal contacts is disposed over the diffusion regions (307, 309, 311) within the fiducial region of the integrated circuit. A metal pattern layer (323) is disposed beneath the oxide layer (321) to provide alignment information. The metal pattern layer (323) is configured to be visible through the oxide layer (321) after the silicon substrate (313) has been removed from the fiducial region. A light block (327) is disposed between the metal pattern layer (323) and an underlying epoxy underfill layer (325) to minimize the risk of an excessive amount of light from being exposed to the underlying epoxy layer (325), which minimizes the risk of the epoxy layer (325) from damaging the integrated circuit from excessive light exposure.

Description

A FIDUCIAL FOR ALIGNING AN INTEGRATED CIRCUIT DIE
BACKGROUND OF THE INVENTION
Field of the Invention
The present invention relates generally to the field of integrated circuit testing and more particularly to an alignment mark in an integrated circuit die for aligning and navigating through an integrated circuit die.
Description of the Related Art
Once a newly designed integrated circuit has been formed on a silicon substrate, the integrated circuit must be thoroughly tested to ensure that the circuit performs as intended. Any portion of the integrated circuit which does not function properly must be identified so that it can be fixed by modifying the design of the integrated circuit. This process of testing an integrated circuit to identify problems with its design is known as debugging. After debugging the integrated circuit and correcting any problems with its design, the final fully functional integrated circuit designs are used to mass produce the integrated circuits in a manufacturing environment for consumer use.
During the debugging process, it is often necessary to navigate to certain locations in the integrated circuit to access certain integrated circuit nodes to, for example, collect important electrical data and information. When debugging integrated circuits, it is sometimes impossible to obtain an electrical signal of interest from a pin or a bond pad from the integrated circuit package or die. In these instances, the electrical signal of interest is located at an internal integrated circuit node to which there is no connected probe point. In this situation, the substrate of the integrated circuit die is milled to expose the electrical node of interest to allow signals to be obtained directly. Naturally, it is important that the integrated circuit die is properly aligned so that probe point locations can be accurately located and determined. That is, the location of a probe hole must be determined with very high precision since the milling of an improperly placed hole can destroy the integrated circuit die if milled through an important integrated circuit components such as for example a transistor.
In order to ensure that an integrated circuit die is properly aligned and positioned so that navigation to the probe locations that will be milled can be precisely determined, alignment marks or fiducials are disposed directly in the integrated circuit die. Figure 1 illustrates a surface view of the bottom of a controlled collapse chip connection (C4) chip 101 from which it is desired to collect electrical data from an integrated circuit node 103. C4 packaged chip 101 includes an integrated circuit die 111 mounted on a C4 package 113. Integrated circuit node 103 is buried beneath the surface of the integrated circuit die 111.
In order to probe integrated circuit node 103, the substrate above integrated circuit node 103 must be carefully removed so that integrated circuit node 103 can be exposed. Before the substrate of the integrated circuit die is milled, the precise location of integrated circuit node 103 must be accurately determined. In order to accurately determine the location of integrated circuit node 103, fiducials 105, 107 and 109 are formed in integrated circuit die 111 to provide points of reference when positioning and navigating through integrated circuit die 111. Since fiducials 105, 107 and 109 are formed beneath the substrate of integrated circuit die 111 , they must also be exposed so that they can be accessed during the debug process.
Figure 2 is an illustration of a cross-section of a fiducial 201. Fiducial 201 is disposed in a fiducial region located between dotted lines labeled 203 and 205 of an integrated circuit die. As shown in Figure 2, fiducial 201 includes diffusion regions 207, 209 and 211 disposed in the substrate 213 of the integrated circuit die. Tungsten metal contacts 215, 217 and 219 are disposed in an oxide layer 221. Metal contacts 215, 217 and 219 provide electrical access to diffusion regions 207, 209 and 211 respectively. A metal pattern 223 is disposed beneath oxide layer 221. Metal pattern 223 provides alignment information for use during the positioning of and navigation through the integrated circuit die. An epoxy layer 225 is disposed beneath the integrated circuit die to bond the integrated circuit die to the C4 package (not shown).
In order to access fiducial 201 for alignment purposes, it is necessary to remove the substrate 213 within the fiducial region bounded by dotted lines 203 and 205. Present day techniques utilize a laser chemical etcher to remove most of substrate 213. The laser chemical etch procedure is stopped just short of reaching oxide layer 221. A focused ion beam (FIB) milling tool is used to remove the final remainder of substrate 213 down to oxide layer 221.
It is noted that the FIB milling tool must be used to mill the remaining portion of substrate 213 since metal contacts 215, 217 and 219 are exceptionally sensitive to laser chemical etching. In particular, it is noted that if a laser chemical etch is performed all the way down to oxide layer 221 using present day techniques, a catastrophic acceleration of the etching process occurs at metal contacts 215, 217 and 219. This catastrophic acceleration is the result of metal contacts 215, 217 and 219 being etched at a much higher rate than oxide layer 221 when using a laser chemical etch. Consequently, fiducial 201 may be damaged when contacts 215, 217 and 219 are etched with a laser chemical etcher. By stopping short of oxide layer 221 with the laser chemical etcher and completing the fiducial exposure process with an FIB milling tool, the risks of the catastrophic etching of contacts 215, 217 and 219 are reduced. The requirement of stopping short of oxide layer 221 and the additional of the step of milling the remaining portion of substrate 213 with a FIB milling tool results in an undesirable increase in the amount of time required to expose fiducial 201.
It is also noted that after substrate 213 is removed from fiducial 201 , special care must be given to fiducial 201 to prevent excessive amounts of light from being exposed to the epoxy layer 225. For example, in some instances when epoxy layer 225 is exposed to an excessive amount of laser light, epoxy layer 225 may boil and expand, consequently rupturing the adjacent substrate and destroying the fiducial and the surrounding integrated circuit.
Therefore, what is desired is a fiducial that does not require both a laser chemical etch and a focused ion beam mill to expose a fiducial for aligning an integrated circuit. Such a fiducial should have the ability to be exposed using only a laser chemical etch. The fiducial should not suffer from the risk of being destroyed because of the catastrophic etching of metal contacts in the oxide layer. In addition, the fiducial should also have a minimal risk of being damaged from the exposure light to an epoxy underfill layer.
SUMMARY OF THE INVENTION
A fiducial for aligning an integrated circuit die is described. In one embodiment, the fiducial is disposed in a fiducial region of the integrated circuit die. A diffusion region is disposed in the fiducial region of a substrate of the integrated circuit die. An oxide layer without a contact is disposed over the diffusion region in the fiducial region of the integrated circuit die. A metal pattern is disposed over the oxide layer in the fiducial region of the integrated circuit die. Additional features and benefits of the present invention will become apparent from the detailed description, figures and claims set forth below. BRIEF DESCRIPTION OF THE DRAWINGS
The present invention is illustrated by way of example and not limitation in the accompanying figures.
Figure 1 is an illustration of fiducials arranged in an integrated circuit die for aligning the integrated circuits die to precisely locate an integrated circuit node of interest.
Figure 2 is an illustration of a cross-section of a prior art fiducial.
Figure 3 is an illustration of a cross-section of a fiducial in accordance with the teachings of the present invention.
Figure 4 is an illustration of a view of a fiducial from the back side of the integrated circuit die in accordance with the teachings of the present invention.
DETAILED DESCRIPTION
A fiducial for aligning an integrated circuit die is disclosed. In the following description numerous specific details are set forth in order to provide a thorough understanding of the present invention. It will be apparent, however, to one having ordinary skill in the art that the specific detail need not be employed to practice the present invention. In other instances, well known materials or methods have not been described in detail in order to avoid obscuring the present invention. The present invention features a light blocking path and a fiducial region that contains a floating diffusion, but is free of metal contacts. The present invention includes a metal pattern layer that provides alignment information that may be used during debug of the integrated circuit die. In one embodiment, the light blocking path protects an epoxy underfill layer in a C4 mounted integrated circuit die after a substrate layer has been cleared and removed from the fiducial. The floating diffusion region of the present invention provides a topography in the oxide layer, which provides additional alignment information in combination with the metal pattern layer of the presently described fiducial.
Figure 3 is an illustration a cross-section of a fiducial 301 in accordance with the teachings of the present invention. Fiducial 301 is formed in an integrated circuit die in a fiducial region disposed between dotted lines 303 and 305 of Figure 3. in one embodiment of the present invention, fiducial 301 includes diffusion regions 307, 309 and 311 floating in substrate 313 of the integrated circuit die. When fiducial 301 is formed, oxide layer 321 is formed over diffusion regions 307, 309 and 311 as shown in Figure 3. A layer of metal is then formed such that a metal pattern 323 is formed over the oxide layer 321 within the fiducial region disposed between dotted lines 303 and 305 in Figure 3. A layer of epoxy 325 is formed beneath the integrated circuit die in fiducial 301 to bond the integrated circuit die to an underlying C4 package (not shown). In one embodiment of the present invention, light block 327 is disposed between the metal pattern 323 and the epoxy underfill layer 325 in the fiducial region between dotted lines 303 and 305 as shown in Figure 3.
Fiducial 301 is configured to be exposed from the back side 331 of the integrated circuit die by removing substrate 313 and diffusion regions 307, 309 and 311. In one embodiment of the present invention, substrate layer 313 and diffusion regions 307, 309 and 311 are comprised of silicon and only a laser chemical etch is used to completely remove the entire substrate layer 313 and diffusion regions 307, 309 and 311 down to oxide layer 321. After substrate layer 313 and diffusion regions 307, 309 and 311 are removed, metal pattern 323 is visible through oxide layer 321 for aligning and positioning the integrated circuit die.
In one embodiment of the present invention, the laser chemical etch process used to remove substrate layer 313 and diffusion regions 307, 309 and 311 has a high selectivity of silicon over oxide. To illustrate, the silicon of substrate layer 313 and diffusion regions 307, 309 and 311 are milled at a rate of X using the laser chemical etch. In comparison, the oxide of oxide layer 321 is milled at a substantially slower rate of X/1000 by the same laser chemical etch process. As a result, etching effectively stops when oxide layer 321 is reached after substrate layer 313 and diffusion regions 307, 309 and 311 are entirely removed with the laser chemical etch.
Since oxide layer 321 is free of metal contacts within the fiducial region disposed between dotted lines 303 and 305, the present invention does not suffer the same catastrophic acceleration of the etching process when metal contacts are reached with a laser chemical etch in the prior art. In contrast with prior art fiducial 201 , the additional FIB milling step is no longer needed to remove a final remaining portion of substrate layer 313 since the laser chemical etch may be used to remove the entire substrate 313 and diffusion regions 307, 309 and 311 because the oxide layer 321 is free of metal contacts.
It is acknowledged that the metal contacts 215, 217 and 219 of prior art fiducial 201 are useful to the effect that they provide alignment information that may be used during the debug process. It is appreciated, however, that the presently described fiducial 301 also provides similar alignment information with the topography 329 on oxide layer 321. In particular, it is noted that by forming the floating diffusion regions 307, 309 and 311 in substrate 313, corresponding ridges are formed in oxide layer 321 that result in topography 329 near each respective diffusion region 307, 309 and 311. That is, by providing floating diffusion regions 307, 309 and 311 in fiducial 301 , topography 329 in oxide layer 321 provides information that may be used to help align the integrated circuit die during the debug process. Accordingly, topography 329 in oxide layer 321 may be used in combination with metal pattern 323 for alignment and navigation purposes of the integrated circuit die.
In another embodiment of the present invention, light block 327 is disposed between the metal pattern 323 and epoxy underfill layer 325. Light block 327 protects epoxy underfill layer 325 from being exposed to an excessive amount of light. As shown in Figure 3, light block 327 is located within the fiducial region disposed between dotted lines 303 and 305. In one embodiment of the present invention, light block 327 protects the epoxy underfill layer 325 in a C4 packaged integrated circuit die from laser light that may shine through the back side 331 of the integrated circuit die through oxide layer 321 after substrate layer 313 has been removed with a laser chemical etch.
Figure 4 is an illustration of a fiducial 401 as viewed from the back side of the integrated circuit die in accordance with the teachings of the present invention. Fiducial 401 includes diffusion regions 407A, 409A, 411 A, 407B, 409B and 411B which are floating diffusions disposed in the substrate (not shown) of the integrated circuit die. Diffusions 407A, 409A, 411 A, 407B, 409B and 411 B are located within the fiducial region 403. Diffusions regions 407A, 409A, 411 A, 407B, 409B and 411 B are coupled together with a diffusion bar 435, which is also disposed outside and around diffusion region 403 as shown in Figure 4. Diffusion bar 435 is coupled to contacts 437, 439, 441 and 443 to provide an external electrical connection to diffusion regions 407A, 409A, 411 A, 407B, 409B and 411 B. It is appreciated that metal contacts 437, 439, 441 and 443 are all disposed outside of the fiducial region 403 as shown in Figure 4. With the diffusion regions 407A, 409A, 411 A, 407B, 409B and 411B shown in Figure 4, topography is formed in the oxide layer (not shown), which is disposed between the diffusion regions 407A, 409A, 411 A, 407B, 409B and 411B and a metal pattern 423.
After the substrate and diffusion regions 407A, 409A, 411 A, 407B, 409B and 411 B have been removed from fiducial 401 in accordance with the teachings of the present invention, metal pattern 423 is visible through the oxide layer and provides alignment and navigation information for the integrated circuit die. Light block 427 is disposed between metal pattern 423 and an epoxy underfill layer (not shown). Light block 427 protects the epoxy underfill layer from laser light that may shine from the back side of the integrated circuit die through the oxide layer.
It is appreciated that when the substrate layer and diffusion regions 407A, 409A, 411 A, 407B, 409B and 411 B have been removed , all milling of the substrate occurs within fiducial region 403. That is, no laser chemical etching occurs outside of fiducial region 403. Accordingly, metal contacts 437, 439, 441 and 443 are not exposed to any of the effects of the laser chemical etch process. Furthermore, since the boundaries of fiducial region 403 are entirely within the boundaries of light block 427 as shown in Figure 4, light block 427 adequately protects the underlying epoxy underfill layer from any laser light that may shine through an opening in the substrate after the oxide layer and metal pattern 423 of fiducial 401 have been exposed.
In sum, the presently described fiducial eliminates the prior art step of removing a portion of the substrate with a FIB milling tool. This additional step is no longer necessary since the presently described oxide layer between the diffusion regions and the metal pattern layer is free of metal contacts. The elimination of this step results in a significant reduction of throughput time for exposing fiducials and therefore reduces the overall debug time of an integrated circuit die. Moreover, with the light block of the present invention, the underlying epoxy underfill layer is protected from excessive light, which reduces the risks of inadvertently damaging integrated circuit dies during debug.
In the foregoing detailed description, the method and apparatus of the present invention have been described with reference to specific exemplary embodiments thereof. It will, however, be evident that various modifications and changes may be made thereto without departing from the broader spirit and scope of the present invention. The present specification and figures are accordingly to be regarded as illustrative rather than restrictive.

Claims

What is claimed is:
1 ) A fiducial for aligning an integrated circuit die, the fiducial disposed in a fiducial region of the integrated circuit die, comprising: a diffusion region disposed in a substrate of the integrated circuit die in the fiducial region; an oxide layer disposed over the diffusion region without a contact in the fiducial region ; and a metal pattern disposed over the oxide layer in the fiducial region.
2) The fiducial described in claim 1 further comprising a light block disposed in the fiducial region between the metal pattern and an epoxy underfill layer
3) The fiducial described in claim 2 wherein the integrated circuit die is comprised in a controlled collapse chip connection (C4) packaged chip.
4) The fiducial described in claim 1 wherein the fiducial is configured to be exposed from a back side of the integrated circuit die. 5) The fiducial described in claim 4 wherein the fiducial is configured to be exposed with a laser chemical etcher without a focused ion beam mill.
6) The fiducial described in claim 1 wherein the oxide layer comprises topography configured to provide alignment information.
7) The fiducial described in claim 1 wherein the substrate comprises silicon.
8) The fiducial described in claim 1 wherein the diffusion region is coupled to a contact disposed outside the fiducial region.
9) A method of forming a fiducial for aligning an integrated circuit die, the fiducial disposed in a fiducial region of the integrated circuit die, the method comprising the steps of: disposing a diffusion region in a substrate of the integrated circuit die in the fiducial region; disposing an oxide layer over the diffusion region without a contact in the fiducial region; and disposing a metal pattern over the oxide layer in the fiducial region. 10) The method described in claim 9 including the additional step of disposing a light block in the fiducial region between the metal pattern and an epoxy underfill layer.
1 1 ) The method described in claim 10 wherein the integrated circuit die is comprised in a controlled collapse chip connection (C4) packaged chip.
12) The method described in claim 9 including the additional step of exposing the fiducial from a back side of the integrated circuit die.
13) The method described in claim 12 wherein the exposing step is performed with a laser chemical etcher without a focused ion beam mill.
14) The method described in claim 9 wherein the substrate comprises silicon.
15) The method described in claim 9 including the additional step of coupling the diffusion region to a contact disposed outside the fiducial region.
PCT/US1997/022690 1996-12-20 1997-12-11 A fiducial for aligning an integrated circuit die WO1998030913A2 (en)

Priority Applications (3)

Application Number Priority Date Filing Date Title
IL13056197A IL130561A0 (en) 1996-12-20 1997-12-11 A fiducial for aligning an integrated circuit die
AU57953/98A AU5795398A (en) 1996-12-20 1997-12-11 A fiducial for aligning an integrated circuit die
EP97954083A EP0958608A4 (en) 1996-12-20 1997-12-11 A fiducial for aligning an integrated circuit die

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US08/771,275 US5942805A (en) 1996-12-20 1996-12-20 Fiducial for aligning an integrated circuit die
US08/771,275 1996-12-20

Publications (2)

Publication Number Publication Date
WO1998030913A2 true WO1998030913A2 (en) 1998-07-16
WO1998030913A3 WO1998030913A3 (en) 1998-10-01

Family

ID=25091287

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US1997/022690 WO1998030913A2 (en) 1996-12-20 1997-12-11 A fiducial for aligning an integrated circuit die

Country Status (9)

Country Link
US (2) US5942805A (en)
EP (1) EP0958608A4 (en)
KR (1) KR20000069618A (en)
CN (1) CN1246201A (en)
AU (1) AU5795398A (en)
IL (1) IL130561A0 (en)
MY (1) MY112358A (en)
TW (1) TW365038B (en)
WO (1) WO1998030913A2 (en)

Families Citing this family (28)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0823160A (en) * 1994-05-06 1996-01-23 Seiko Epson Corp Method for bonding printed board with electronic component
US6153891A (en) * 1994-11-23 2000-11-28 Intel Corporation Method and apparatus providing a circuit edit structure through the back side of an integrated circuit die
US6102516A (en) * 1997-03-17 2000-08-15 Lexmark International, Inc. Fiducial system and method for conducting an inspection to determine if a second element is properly aligned relative to a first element
US5904486A (en) * 1997-09-30 1999-05-18 Intel Corporation Method for performing a circuit edit through the back side of an integrated circuit die
US6309897B1 (en) 1997-09-30 2001-10-30 Intel Corporation Method and apparatus providing a circuit edit structure through the back side of an integrated circuit die
US6528345B1 (en) 1999-03-03 2003-03-04 Intel Corporation Process line for underfilling a controlled collapse
US6331446B1 (en) 1999-03-03 2001-12-18 Intel Corporation Process for underfilling a controlled collapse chip connection (C4) integrated circuit package with an underfill material that is heated to a partial gel state
US20020014688A1 (en) 1999-03-03 2002-02-07 Suresh Ramalingam Controlled collapse chip connection (c4) integrated circuit package which has two dissimilar underfill materials
US6373572B1 (en) * 1999-11-30 2002-04-16 Intel Corporation Method and apparatus for making and using an improved fiducial for an intergrated circuit
AU4034401A (en) * 2000-03-09 2001-09-17 Silverbrook Res Pty Ltd Modular printhead alignment system
AU2005200763B2 (en) * 2000-03-09 2006-04-06 Silverbrook Research Pty Ltd Printhead Arrangement System
AUPQ611000A0 (en) * 2000-03-09 2000-03-30 Silverbrook Research Pty Ltd Printhead alignment system
US6638831B1 (en) 2000-08-31 2003-10-28 Micron Technology, Inc. Use of a reference fiducial on a semiconductor package to monitor and control a singulation method
US6632575B1 (en) 2000-08-31 2003-10-14 Micron Technology, Inc. Precision fiducial
US20030138709A1 (en) * 2001-11-09 2003-07-24 Burbank Daniel P. Wafer fabrication having improved laserwise alignment recovery
US6927174B2 (en) * 2003-08-12 2005-08-09 Texas Instruments Incorporated Site-specific method for large area uniform thickness plan view transmission electron microscopy sample preparation
US7030772B1 (en) * 2004-04-07 2006-04-18 Advanced Micro Devices, Inc. Inspection for alignment between IC die and package substrate
US8134124B2 (en) 2006-10-20 2012-03-13 Fei Company Method for creating S/tem sample and sample structure
JP5266236B2 (en) 2006-10-20 2013-08-21 エフ・イ−・アイ・カンパニー Methods and apparatus for sample extraction and handling
US7884037B2 (en) * 2006-12-15 2011-02-08 Kimberly-Clark Worldwide, Inc. Wet wipe having a stratified wetting composition therein and process for preparing same
US7880151B2 (en) * 2008-02-28 2011-02-01 Fei Company Beam positioning for beam processing
US7897481B2 (en) * 2008-12-05 2011-03-01 Taiwan Semiconductor Manufacturing Company, Ltd. High throughput die-to-wafer bonding using pre-alignment
KR101926423B1 (en) * 2010-02-26 2018-12-07 마이크로닉 아베 Method and apparatus for performing pattern alignment
EP2610889A3 (en) 2011-12-27 2015-05-06 Fei Company Drift control in a charged particle beam system
US9437492B2 (en) 2014-09-29 2016-09-06 Freescale Semiconductor, Inc. Substrate for alternative semiconductor die configurations
US9627255B1 (en) 2015-12-10 2017-04-18 Nxp Usa, Inc. Semiconductor device package substrate having a fiducial mark
CN107978576B (en) 2016-10-21 2023-07-28 恩智浦美国有限公司 Substrate interconnection structure for packaging semiconductor device
EP3711089A4 (en) 2018-04-15 2021-06-30 Hewlett-Packard Development Company, L.P. Circuit die alignment target

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4479830A (en) * 1982-02-01 1984-10-30 Tokyo Shibaura Denki Kabushiki Kaisha Method of manufacturing a semiconductor device using epitaxially regrown protrusion as an alignment marker
US5241454A (en) * 1992-01-22 1993-08-31 International Business Machines Corporation Mutlilayered flexible circuit package
US5304839A (en) * 1990-12-04 1994-04-19 At&T Bell Laboratories Bipolar ESD protection for integrated circuits
US5365103A (en) * 1993-02-25 1994-11-15 Hewlett-Packard Company Punchthru ESD device along centerline of power pad
US5612573A (en) * 1994-04-26 1997-03-18 International Business Machines Corporation Electronic package with multilevel connections

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5437474B1 (en) * 1968-06-10 1979-11-15
US4381956A (en) * 1981-04-06 1983-05-03 Motorola, Inc. Self-aligned buried channel fabrication process
EP0295065A3 (en) * 1987-06-10 1991-07-03 Hitachi, Ltd. Semiconductor integrated circuit device, method of making same or cutting method for same, and cutting system using energy beam for same
JPH0196920A (en) * 1987-10-09 1989-04-14 Fujitsu Ltd Discrimination of wafer

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4479830A (en) * 1982-02-01 1984-10-30 Tokyo Shibaura Denki Kabushiki Kaisha Method of manufacturing a semiconductor device using epitaxially regrown protrusion as an alignment marker
US5304839A (en) * 1990-12-04 1994-04-19 At&T Bell Laboratories Bipolar ESD protection for integrated circuits
US5241454A (en) * 1992-01-22 1993-08-31 International Business Machines Corporation Mutlilayered flexible circuit package
US5365103A (en) * 1993-02-25 1994-11-15 Hewlett-Packard Company Punchthru ESD device along centerline of power pad
US5612573A (en) * 1994-04-26 1997-03-18 International Business Machines Corporation Electronic package with multilevel connections

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
See also references of EP0958608A2 *

Also Published As

Publication number Publication date
AU5795398A (en) 1998-08-03
MY112358A (en) 2001-05-31
US6001703A (en) 1999-12-14
IL130561A0 (en) 2000-06-01
US5942805A (en) 1999-08-24
EP0958608A4 (en) 2001-03-14
TW365038B (en) 1999-07-21
KR20000069618A (en) 2000-11-25
EP0958608A2 (en) 1999-11-24
WO1998030913A3 (en) 1998-10-01
CN1246201A (en) 2000-03-01

Similar Documents

Publication Publication Date Title
US6001703A (en) Method of forming a fiducial for aligning an integrated circuit die
US6225626B1 (en) Through-the-substrate investigation of flip chip IC's
US6122174A (en) Method of accessing the circuitry on a semiconductor substrate from the bottom of the semiconductor substrate
US5869383A (en) High contrast, low noise alignment mark for laser trimming of redundant memory arrays
US5936311A (en) Integrated circuit alignment marks distributed throughout a surface metal line
US5963781A (en) Technique for determining semiconductor substrate thickness
US7279343B1 (en) De-packaging process for small outline transistor packages
KR20020011098A (en) Semiconductor wafer, semiconductor device and manufacturing method therefor
US6975040B2 (en) Fabricating semiconductor chips
US6577020B2 (en) High contrast alignment marks having flexible placement
US6632575B1 (en) Precision fiducial
US6417068B1 (en) Semiconductor device navigation using laser scribing
JP3587712B2 (en) Alignment mark structure for semiconductor manufacturing with protection dummy pattern
US6348364B1 (en) Navigation using 3-D detectable pattern
US7063987B2 (en) Backside failure analysis of integrated circuits
US6472760B1 (en) Nanomachining of integrated circuits
JPH02307206A (en) Wafer alignment mark
WO2001046680A2 (en) Reticle for use in photolithography and methods for making same and inspecting
JP3139433B2 (en) Semiconductor device and manufacturing method thereof
KR100226469B1 (en) Vernier for measuring misalign
JP2000133620A (en) Method for working device to be observed
JP2003149270A (en) Method for manufacturing semiconductor-inspecting apparatus and semiconductor device
KR19990085682A (en) A method of manufacturing a semiconductor device including a boundary indicator in a cell region
JPS623944B2 (en)
KR19990002944A (en) Scribe lanes in semiconductor devices

Legal Events

Date Code Title Description
WWE Wipo information: entry into national phase

Ref document number: 97181773.1

Country of ref document: CN

AK Designated states

Kind code of ref document: A2

Designated state(s): AL AM AT AT AU AZ BA BB BG BR BY CA CH CN CU CZ CZ DE DE DK DK EE EE ES FI FI GB GE GH GM HU ID IL IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MD MG MK MN MW MX NO NZ PL PT RO RU SD SE SG SI SK SK SL TJ TM TR TT UA UG UZ VN YU ZW AM AZ BY KG KZ MD RU TJ TM

AL Designated countries for regional patents

Kind code of ref document: A2

Designated state(s): GH GM KE LS MW SD SZ UG ZW AT BE CH DE DK ES

DFPE Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101)
AK Designated states

Kind code of ref document: A3

Designated state(s): AL AM AT AT AU AZ BA BB BG BR BY CA CH CN CU CZ CZ DE DE DK DK EE EE ES FI FI GB GE GH GM HU ID IL IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MD MG MK MN MW MX NO NZ PL PT RO RU SD SE SG SI SK SK SL TJ TM TR TT UA UG UZ VN YU ZW AM AZ BY KG KZ MD RU TJ TM

AL Designated countries for regional patents

Kind code of ref document: A3

Designated state(s): GH GM KE LS MW SD SZ UG ZW AT BE CH DE DK ES

121 Ep: the epo has been informed by wipo that ep was designated in this application
WWE Wipo information: entry into national phase

Ref document number: 1019997005619

Country of ref document: KR

WWE Wipo information: entry into national phase

Ref document number: 1997954083

Country of ref document: EP

REG Reference to national code

Ref country code: DE

Ref legal event code: 8642

WWP Wipo information: published in national office

Ref document number: 1997954083

Country of ref document: EP

WWP Wipo information: published in national office

Ref document number: 1019997005619

Country of ref document: KR

WWR Wipo information: refused in national office

Ref document number: 1019997005619

Country of ref document: KR

WWW Wipo information: withdrawn in national office

Ref document number: 1997954083

Country of ref document: EP