WO1998004063A3 - A method and an apparatus for recovery of the clock of a constant bit-rate service - Google Patents

A method and an apparatus for recovery of the clock of a constant bit-rate service Download PDF

Info

Publication number
WO1998004063A3
WO1998004063A3 PCT/SE1997/001168 SE9701168W WO9804063A3 WO 1998004063 A3 WO1998004063 A3 WO 1998004063A3 SE 9701168 W SE9701168 W SE 9701168W WO 9804063 A3 WO9804063 A3 WO 9804063A3
Authority
WO
WIPO (PCT)
Prior art keywords
frequency
adjusted
clock
recovery
constant bit
Prior art date
Application number
PCT/SE1997/001168
Other languages
French (fr)
Other versions
WO1998004063A2 (en
Inventor
Sebastiano Lomuscio
Original Assignee
Ericsson Telefon Ab L M
Sebastiano Lomuscio
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Ericsson Telefon Ab L M, Sebastiano Lomuscio filed Critical Ericsson Telefon Ab L M
Priority to AU35636/97A priority Critical patent/AU3563697A/en
Publication of WO1998004063A2 publication Critical patent/WO1998004063A2/en
Publication of WO1998004063A3 publication Critical patent/WO1998004063A3/en

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/085—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
    • H03L7/091—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal the phase or frequency detector using a sampling device
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/16—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop
    • H03L7/18—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop
    • H03L7/181—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop a numerical count result being used for locking the loop, the counter counting during fixed time intervals
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04J—MULTIPLEX COMMUNICATION
    • H04J3/00—Time-division multiplex systems
    • H04J3/02—Details
    • H04J3/06—Synchronising arrangements
    • H04J3/062—Synchronisation of signals having the same nominal but fluctuating bit rates, e.g. using buffers
    • H04J3/0632—Synchronisation of packets and cells, e.g. transmission of voice via a packet network, circuit emulation service [CES]
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04Q—SELECTING
    • H04Q11/00—Selecting arrangements for multiplex systems
    • H04Q11/04—Selecting arrangements for multiplex systems for time-division multiplexing
    • H04Q11/0428—Integrated services digital network, i.e. systems for transmission of different types of digitised signals, e.g. speech, data, telecentral, television signals
    • H04Q11/0478—Provisions for broadband connections
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L12/00—Data switching networks
    • H04L12/54—Store-and-forward switching systems 
    • H04L12/56—Packet switching systems
    • H04L12/5601—Transfer mode dependent, e.g. ATM
    • H04L2012/5614—User Network Interface
    • H04L2012/5616—Terminal equipment, e.g. codecs, synch.
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L12/00—Data switching networks
    • H04L12/54—Store-and-forward switching systems 
    • H04L12/56—Packet switching systems
    • H04L12/5601—Transfer mode dependent, e.g. ATM
    • H04L2012/5672—Multiplexing, e.g. coding, scrambling
    • H04L2012/5674—Synchronisation, timing recovery or alignment
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L12/00—Data switching networks
    • H04L12/54—Store-and-forward switching systems 
    • H04L12/56—Packet switching systems
    • H04L12/5601—Transfer mode dependent, e.g. ATM
    • H04L2012/5678—Traffic aspects, e.g. arbitration, load balancing, smoothing, buffer management
    • H04L2012/5681—Buffer or queue management

Abstract

The present invention relates to a method, an apparatus and a network for recovery of the clock of a constant bit-rate service transported over a packet-switched network. The invention measures the inter-arrival time, Wn, between consecutive packages, filter the results through a noise reduction function (27, 52) and calculates a mean value (28) of the inter-arrival times. If the derivative (38) of the mean values is less than an error level (39) for a specified number of times (42), the frequency (18) with which the arrival buffer is polled is adjusted to comply with the frequency with which the CBR service is sent. Whenever the frequency (18) is adjusted a new period for the calculation of the mean values is started. To be able to react faster at start-up, the error level is reduced down to a specified minimum level (45) when the frequency is adjusted.
PCT/SE1997/001168 1996-07-19 1997-06-27 A method and an apparatus for recovery of the clock of a constant bit-rate service WO1998004063A2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
AU35636/97A AU3563697A (en) 1996-07-19 1997-06-27 A method, an apparatus and a network for clock recovery

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
SE9602823-8 1996-07-19
SE9602823A SE9602823L (en) 1996-07-19 1996-07-19 A method, a device and a network to recover the clock

Publications (2)

Publication Number Publication Date
WO1998004063A2 WO1998004063A2 (en) 1998-01-29
WO1998004063A3 true WO1998004063A3 (en) 1998-03-12

Family

ID=20403436

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/SE1997/001168 WO1998004063A2 (en) 1996-07-19 1997-06-27 A method and an apparatus for recovery of the clock of a constant bit-rate service

Country Status (3)

Country Link
AU (1) AU3563697A (en)
SE (1) SE9602823L (en)
WO (1) WO1998004063A2 (en)

Families Citing this family (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
ATE388542T1 (en) * 1999-12-13 2008-03-15 Broadcom Corp VOICE THROUGH DEVICE WITH DOWNWARD VOICE SYNCHRONIZATION
US7027424B1 (en) 2000-05-24 2006-04-11 Vtech Communications, Ltd. Method for avoiding interference in a digital communication system
GB0100094D0 (en) 2001-01-03 2001-02-14 Vtech Communications Ltd System clock synchronisation using phased-lock loop
GB2401764B (en) * 2001-01-03 2005-06-29 Vtech Communications Ltd System clock synchronisation using phase-locked loop
DE10232988B4 (en) * 2002-07-19 2007-11-22 Infineon Technologies Ag Method and device for the clocked output of asynchronously received digital signals
WO2009010891A1 (en) * 2007-07-17 2009-01-22 Nxp B.V. A method and a device for data sample clock reconstruction
US8238377B2 (en) 2009-04-06 2012-08-07 Avaya Inc. Network synchronization over IP networks
US8401007B2 (en) 2009-04-06 2013-03-19 Avaya Inc. Network synchronization over IP networks
WO2010141514A2 (en) * 2009-06-01 2010-12-09 Bit Cauldron Corporation Method of stereoscopic synchronization of active shutter glasses
GB201002217D0 (en) 2010-02-10 2010-03-31 Zarlink Semiconductor Inc Clock recovery method over packet switched networks based on network quiet period detection

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0536069A1 (en) * 1991-10-04 1993-04-07 Alcatel Cit Synchronisation method for terminals connected to a digital telecommunication network with an asynchronous transmission mode (ATM)
JPH0766814A (en) * 1993-08-24 1995-03-10 Anritsu Corp Atm clock regeneration equipment
US5425061A (en) * 1993-06-07 1995-06-13 Texas Instruments Incorporated Method and apparatus for bit stream synchronization
EP0705051A1 (en) * 1994-09-21 1996-04-03 Koninklijke KPN N.V. Clock recovery for ATM receiver

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0536069A1 (en) * 1991-10-04 1993-04-07 Alcatel Cit Synchronisation method for terminals connected to a digital telecommunication network with an asynchronous transmission mode (ATM)
US5425061A (en) * 1993-06-07 1995-06-13 Texas Instruments Incorporated Method and apparatus for bit stream synchronization
JPH0766814A (en) * 1993-08-24 1995-03-10 Anritsu Corp Atm clock regeneration equipment
EP0705051A1 (en) * 1994-09-21 1996-04-03 Koninklijke KPN N.V. Clock recovery for ATM receiver

Non-Patent Citations (2)

* Cited by examiner, † Cited by third party
Title
BT TECHNOLOG. J., Volume 13, No. 3, July 1995, M. MULVET et al., "Timing Issue of Constant Bit Rate Services over ATM", pages 41-44. *
LORNE MASON, "Broadband Communications Global Infrastructure for the Information Age", 1996, CHAPMAN & HALL, (Canada), pages 618-620. *

Also Published As

Publication number Publication date
WO1998004063A2 (en) 1998-01-29
SE9602823D0 (en) 1996-07-19
SE9602823L (en) 1998-01-20
AU3563697A (en) 1998-02-10

Similar Documents

Publication Publication Date Title
EP1278353B1 (en) Dynamic jitter buffering for voice-over-ip and other packet-based communication systems
WO1998004063A3 (en) A method and an apparatus for recovery of the clock of a constant bit-rate service
US6807525B1 (en) SID frame detection with human auditory perception compensation
US20020026310A1 (en) Real-time information receiving apparatus
US20040076190A1 (en) Method and apparatus for improved play-out packet control algorithm
WO2000017859A8 (en) Noise suppression for low bitrate speech coder
DE60217484D1 (en) ESTIMATING THE SIGNAL POWER IN A COMPRESSED AUDIO SIGNAL
SE9600363D0 (en) Methods and apparatus for telecommunication systems
AU5231990A (en) Synchronizing continuous bit stream oriented terminals in a communications network
EP1162601A3 (en) Variable rate vocoder
WO2003017555A3 (en) Improved bit error concealment methods for speech coding
WO2005029780A3 (en) Systems and methods for measuring the distance between devices
IL129092A (en) Method for determining the topology of an atm network
EP1861847A2 (en) Adaptive noise state update for a voice activity detector
DE50106151D1 (en) Interference suppression receiver for TDMA and / or FDMA transmission
GB2363032A (en) Timer-based traffic measurement system and method for nominal bit rate(NBR)service
MXPA03004991A (en) Method and system for validating detected rates of received variable rate speech frames.
NO20003872L (en) Procedure for balancing capacity of an air interface
WO2004054157A3 (en) A method and system for remote tuning and clock synchronization
EP0963041A3 (en) Noise cancelling method and noise cancelling unit
HK1070207A1 (en) Method and apparatus for frequency discriminator
US5757802A (en) Audio/video bit stream interleaving method for variable bit rate encoder
WO1999003201A3 (en) Missing pulse detector
WO1999039508A3 (en) System for extracting coding parameters from video data
US6148049A (en) Method for synchronization of a clock signal, which can be generated in a data receiving station, with a clock signal which is used in a data transmission station

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A2

Designated state(s): AL AM AT AU AZ BA BB BG BR BY CA CH CN CU CZ DE DK EE ES FI GB GE GH HU IL IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MD MG MK MN MW MX NO NZ PL PT RO RU SD SE SG SI SK TJ TM TR TT UA UG US UZ VN YU AM AZ BY KG KZ MD RU TJ TM

AL Designated countries for regional patents

Kind code of ref document: A2

Designated state(s): GH KE LS MW SD SZ UG ZW AT BE CH DE DK ES FI FR GB GR IE IT LU MC NL PT SE

DFPE Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101)
121 Ep: the epo has been informed by wipo that ep was designated in this application
NENP Non-entry into the national phase

Ref country code: CA

REG Reference to national code

Ref country code: DE

Ref legal event code: 8642

NENP Non-entry into the national phase

Ref country code: JP

Ref document number: 1998506852

Format of ref document f/p: F

122 Ep: pct application non-entry in european phase