WO1997008676A1 - Circuits and methods for controlling the refresh of a frame buffer comprising an off-screen area - Google Patents
Circuits and methods for controlling the refresh of a frame buffer comprising an off-screen area Download PDFInfo
- Publication number
- WO1997008676A1 WO1997008676A1 PCT/US1996/014062 US9614062W WO9708676A1 WO 1997008676 A1 WO1997008676 A1 WO 1997008676A1 US 9614062 W US9614062 W US 9614062W WO 9708676 A1 WO9708676 A1 WO 9708676A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- area
- display
- data
- refresh
- frame buffer
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G5/00—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators
- G09G5/36—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators characterised by the display of a graphic pattern, e.g. using an all-points-addressable [APA] memory
- G09G5/39—Control of the bit-mapped memory
- G09G5/393—Arrangements for updating the contents of the bit-mapped memory
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
- G06F3/01—Input arrangements or combined input and output arrangements for interaction between user and computer
- G06F3/048—Interaction techniques based on graphical user interfaces [GUI]
- G06F3/0481—Interaction techniques based on graphical user interfaces [GUI] based on specific properties of the displayed interaction object or a metaphor-based environment, e.g. interaction with desktop elements like windows or icons, or assisted by a cursor's changing behaviour or appearance
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
- G06F3/01—Input arrangements or combined input and output arrangements for interaction between user and computer
- G06F3/048—Interaction techniques based on graphical user interfaces [GUI]
- G06F3/0481—Interaction techniques based on graphical user interfaces [GUI] based on specific properties of the displayed interaction object or a metaphor-based environment, e.g. interaction with desktop elements like windows or icons, or assisted by a cursor's changing behaviour or appearance
- G06F3/04817—Interaction techniques based on graphical user interfaces [GUI] based on specific properties of the displayed interaction object or a metaphor-based environment, e.g. interaction with desktop elements like windows or icons, or assisted by a cursor's changing behaviour or appearance using icons
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2310/00—Command of the display device
- G09G2310/04—Partial updating of the display screen
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G5/00—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators
- G09G5/08—Cursor circuits
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G5/00—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators
- G09G5/36—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators characterised by the display of a graphic pattern, e.g. using an all-points-addressable [APA] memory
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- General Physics & Mathematics (AREA)
- Theoretical Computer Science (AREA)
- Controls And Circuits For Display Device (AREA)
Abstract
Description
Claims
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
EP96930661A EP0847571A1 (en) | 1995-08-28 | 1996-08-28 | Circuits and methods for controlling the refresh of a frame buffer comprising an off-screen area |
JP9510625A JPH11514450A (en) | 1995-08-28 | 1996-08-28 | Circuit and method for controlling refresh of a frame buffer having an off-screen area |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US51999295A | 1995-08-28 | 1995-08-28 | |
US08/519,992 | 1995-08-28 |
Publications (1)
Publication Number | Publication Date |
---|---|
WO1997008676A1 true WO1997008676A1 (en) | 1997-03-06 |
Family
ID=24070741
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/US1996/014062 WO1997008676A1 (en) | 1995-08-28 | 1996-08-28 | Circuits and methods for controlling the refresh of a frame buffer comprising an off-screen area |
Country Status (4)
Country | Link |
---|---|
EP (1) | EP0847571A1 (en) |
JP (1) | JPH11514450A (en) |
KR (1) | KR19990044196A (en) |
WO (1) | WO1997008676A1 (en) |
Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO1983002834A1 (en) * | 1982-02-04 | 1983-08-18 | Harris Corp | Video computing system with automatically refreshed memory |
EP0284904A2 (en) * | 1987-04-02 | 1988-10-05 | International Business Machines Corporation | Display system with symbol font memory |
US4802118A (en) * | 1983-11-25 | 1989-01-31 | Hitachi, Ltd. | Computer memory refresh circuit |
US5058041A (en) * | 1988-06-13 | 1991-10-15 | Rose Robert C | Semaphore controlled video chip loading in a computer video graphics system |
EP0482678A2 (en) * | 1984-07-23 | 1992-04-29 | Texas Instruments Incorporated | Video system controller with a row address override circuit |
-
1996
- 1996-08-28 WO PCT/US1996/014062 patent/WO1997008676A1/en not_active Application Discontinuation
- 1996-08-28 KR KR1019980701432A patent/KR19990044196A/en not_active Application Discontinuation
- 1996-08-28 EP EP96930661A patent/EP0847571A1/en not_active Withdrawn
- 1996-08-28 JP JP9510625A patent/JPH11514450A/en active Pending
Patent Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO1983002834A1 (en) * | 1982-02-04 | 1983-08-18 | Harris Corp | Video computing system with automatically refreshed memory |
US4802118A (en) * | 1983-11-25 | 1989-01-31 | Hitachi, Ltd. | Computer memory refresh circuit |
EP0482678A2 (en) * | 1984-07-23 | 1992-04-29 | Texas Instruments Incorporated | Video system controller with a row address override circuit |
EP0284904A2 (en) * | 1987-04-02 | 1988-10-05 | International Business Machines Corporation | Display system with symbol font memory |
US5058041A (en) * | 1988-06-13 | 1991-10-15 | Rose Robert C | Semaphore controlled video chip loading in a computer video graphics system |
Also Published As
Publication number | Publication date |
---|---|
EP0847571A1 (en) | 1998-06-17 |
JPH11514450A (en) | 1999-12-07 |
KR19990044196A (en) | 1999-06-25 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US4991110A (en) | Graphics processor with staggered memory timing | |
JP3321651B2 (en) | Apparatus and method for providing a frame buffer memory for computer output display | |
US8707191B2 (en) | Multi-screen synthesizing display apparatus and method | |
KR100699067B1 (en) | Display controller with display memory circuit | |
US5710570A (en) | Information processing unit having display functions | |
EP0279225B1 (en) | Reconfigurable counters for addressing in graphics display systems | |
US5945974A (en) | Display controller with integrated half frame buffer and systems and methods using the same | |
US6108015A (en) | Circuits, systems and methods for interfacing processing circuitry with a memory | |
JPH064041A (en) | Unit and method for display control | |
US6734863B1 (en) | Display controller for display apparatus | |
US5894297A (en) | Display apparatus | |
EP0166739B1 (en) | Semiconductor memory device for serial scan applications | |
JPH11510620A (en) | Integrated system / frame buffer memory and system, and methods of using them | |
WO1997008676A1 (en) | Circuits and methods for controlling the refresh of a frame buffer comprising an off-screen area | |
US5910919A (en) | Circuits, systems and methods for modifying data stored in a memory using logic operations | |
EP0801375A2 (en) | A memory with optimized memory space and wide data input/output and systems and methods using the same | |
JP3245230B2 (en) | Display control device and display control method | |
JPH08115594A (en) | Data readout, transferring and refreshing method for dual port drams | |
JP3227200B2 (en) | Display control device and method | |
US5812829A (en) | Image display control system and memory control capable of freely forming display images in various desired display modes | |
US20010013863A1 (en) | Image data processing system | |
JPS62113193A (en) | Memory circuit | |
JPH06223577A (en) | Sram | |
JPH065073A (en) | Memory controller | |
JPH03217897A (en) | Circuit for crt display |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AK | Designated states |
Kind code of ref document: A1 Designated state(s): JP KR |
|
AL | Designated countries for regional patents |
Kind code of ref document: A1 Designated state(s): AT BE CH DE DK ES FI FR GB GR IE IT LU MC NL PT SE |
|
121 | Ep: the epo has been informed by wipo that ep was designated in this application | ||
DFPE | Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101) | ||
WWE | Wipo information: entry into national phase |
Ref document number: 1019980701432 Country of ref document: KR |
|
ENP | Entry into the national phase |
Ref country code: JP Ref document number: 1997 510625 Kind code of ref document: A Format of ref document f/p: F |
|
WWE | Wipo information: entry into national phase |
Ref document number: 1996930661 Country of ref document: EP |
|
WWP | Wipo information: published in national office |
Ref document number: 1996930661 Country of ref document: EP |
|
WWP | Wipo information: published in national office |
Ref document number: 1019980701432 Country of ref document: KR |
|
WWW | Wipo information: withdrawn in national office |
Ref document number: 1996930661 Country of ref document: EP |
|
WWW | Wipo information: withdrawn in national office |
Ref document number: 1019980701432 Country of ref document: KR |