WO1994002894A2 - Systeme de traitement de donnees a dispositif de traitement de boucles de programme - Google Patents

Systeme de traitement de donnees a dispositif de traitement de boucles de programme Download PDF

Info

Publication number
WO1994002894A2
WO1994002894A2 PCT/GB1993/001470 GB9301470W WO9402894A2 WO 1994002894 A2 WO1994002894 A2 WO 1994002894A2 GB 9301470 W GB9301470 W GB 9301470W WO 9402894 A2 WO9402894 A2 WO 9402894A2
Authority
WO
WIPO (PCT)
Prior art keywords
instruction
data
program
bit
register
Prior art date
Application number
PCT/GB1993/001470
Other languages
English (en)
Other versions
WO1994002894A3 (fr
Inventor
Gérard Chauvel
Yves Wenzinger
Peter Dent
Original Assignee
Texas Instruments France
Texas Instruments Incorporated
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from FR9208667A external-priority patent/FR2693586B1/fr
Priority claimed from FR9208665A external-priority patent/FR2693576B1/fr
Priority claimed from FR9208664A external-priority patent/FR2693571B1/fr
Priority claimed from FR9208669A external-priority patent/FR2693573B1/fr
Priority claimed from FR9208668A external-priority patent/FR2693572B1/fr
Application filed by Texas Instruments France, Texas Instruments Incorporated filed Critical Texas Instruments France
Priority to KR1019950700141A priority Critical patent/KR950702719A/ko
Priority to JP6503868A priority patent/JPH08509080A/ja
Priority to EP93916063A priority patent/EP0650613A1/fr
Publication of WO1994002894A2 publication Critical patent/WO1994002894A2/fr
Publication of WO1994002894A3 publication Critical patent/WO1994002894A3/fr

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30003—Arrangements for executing specific machine instructions
    • G06F9/30007—Arrangements for executing specific machine instructions to perform operations on data operands
    • G06F9/3001—Arithmetic instructions
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/04—Addressing variable-length words or parts of words
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/76—Architectures of general purpose stored program computers
    • G06F15/80—Architectures of general purpose stored program computers comprising an array of processing units with common control, e.g. single instruction multiple data processors
    • G06F15/8007—Architectures of general purpose stored program computers comprising an array of processing units with common control, e.g. single instruction multiple data processors single instruction multiple data [SIMD] multiprocessors
    • G06F15/8015—One dimensional arrays, e.g. rings, linear arrays, buses
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30094—Condition code generation, e.g. Carry, Zero flag
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30181—Instruction operation extension or modification
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/32—Address formation of the next instruction, e.g. by incrementing the instruction counter
    • G06F9/322—Address formation of the next instruction, e.g. by incrementing the instruction counter for non-sequential address
    • G06F9/325—Address formation of the next instruction, e.g. by incrementing the instruction counter for non-sequential address for loops, e.g. loop detection or loop counter
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/34—Addressing or accessing the instruction operand or the result ; Formation of operand address; Addressing modes
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline, look ahead
    • G06F9/3802—Instruction prefetching
    • G06F9/3804—Instruction prefetching for branches, e.g. hedging, branch folding
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline, look ahead
    • G06F9/3836—Instruction issuing, e.g. dynamic instruction scheduling or out of order instruction execution
    • G06F9/3842—Speculative instruction execution
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C8/00—Arrangements for selecting an address in a digital store

Abstract

L'invention concerne un système de traitement de données du type microprocesseur à deux niveaux pipeline qui comprend un dispositif exécutant une séquence d'instructions de façon répétitive, un compteur (74) de programme et un registre (76) de programme-adressage-démarrage destiné à enregistrer le numéro de la première instruction de la séquence d'instructions, ainsi qu'un compteur de répétition (70) qui s'initialise quand la première instruction de cette séquence d'instructions est exécutée. L'avant-dernière instruction de la séquence d'instructions à répéter contient un code de fin de boucle (EOL) qui, une fois la dernière instruction de la boucle exécutée, ordonne que la teneur du registre (76) de programme-adressage-démarrage soit chargée dans le compteur (74) du programme tant que le compteur de répétition n'est pas à zéro. Le code de fin de boucle (EOL) permet d'utiliser nettement moins de circuits et d'augmenter la vitesse de traitement des boucles.
PCT/GB1993/001470 1992-07-13 1993-07-13 Systeme de traitement de donnees a dispositif de traitement de boucles de programme WO1994002894A2 (fr)

Priority Applications (3)

Application Number Priority Date Filing Date Title
KR1019950700141A KR950702719A (ko) 1992-07-13 1993-07-13 프로그램 루프를 처리하는 장치를 갖는 데이타-프로세싱 시스템(data-processing system with a device for handling program loops)
JP6503868A JPH08509080A (ja) 1992-07-13 1993-07-13 プログラムループ処理のためのデバイスを備えたデータ処理システム
EP93916063A EP0650613A1 (fr) 1992-07-13 1993-07-13 Systeme de traitement de donnees a dispositif de traitement de boucles de programme

Applications Claiming Priority (9)

Application Number Priority Date Filing Date Title
FR9208664 1992-07-13
FR9208667A FR2693586B1 (fr) 1992-07-13 1992-07-13 Dispositif de lecture/écriture de données en mode sélectif dans un système de traitement de données.
FR9208668 1992-07-13
FR9208665A FR2693576B1 (fr) 1992-07-13 1992-07-13 Système multiprocesseur à contrôle local.
FR9208667 1992-07-13
FR9208669 1992-07-13
FR9208664A FR2693571B1 (fr) 1992-07-13 1992-07-13 Système de traitement de données dont le programme de commande comporte des instructions dépendant de paramètres d'état.
FR9208669A FR2693573B1 (fr) 1992-07-13 1992-07-13 Système de traitement de données à registre d'état dont la mise à jour dépend du programme.
FR9208668A FR2693572B1 (fr) 1992-07-13 1992-07-13 Système de traitement de données comportant un dispositif amélioré de traitement des boucles de programme.

Publications (2)

Publication Number Publication Date
WO1994002894A2 true WO1994002894A2 (fr) 1994-02-03
WO1994002894A3 WO1994002894A3 (fr) 1994-05-11

Family

ID=27515576

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/GB1993/001470 WO1994002894A2 (fr) 1992-07-13 1993-07-13 Systeme de traitement de donnees a dispositif de traitement de boucles de programme

Country Status (1)

Country Link
WO (1) WO1994002894A2 (fr)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN116028118A (zh) * 2023-01-31 2023-04-28 南京砺算科技有限公司 保障数据一致性的指令执行方法及图形处理器、介质
CN117132450A (zh) * 2023-10-24 2023-11-28 芯动微电子科技(武汉)有限公司 一种可实现数据共享的计算模块和图形处理器

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4097920A (en) * 1976-12-13 1978-06-27 Rca Corporation Hardware control for repeating program loops in electronic computers
JPS57114950A (en) * 1981-01-08 1982-07-17 Nippon Telegr & Teleph Corp <Ntt> Loop processing system for program controller
EP0231928A2 (fr) * 1986-02-03 1987-08-12 Nec Corporation Circuit pour la commande par programme
EP0374419A2 (fr) * 1988-12-21 1990-06-27 International Business Machines Corporation Méthode et dispositif pour générer des boucles d'itération par matériel et microcode

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4097920A (en) * 1976-12-13 1978-06-27 Rca Corporation Hardware control for repeating program loops in electronic computers
JPS57114950A (en) * 1981-01-08 1982-07-17 Nippon Telegr & Teleph Corp <Ntt> Loop processing system for program controller
EP0231928A2 (fr) * 1986-02-03 1987-08-12 Nec Corporation Circuit pour la commande par programme
EP0374419A2 (fr) * 1988-12-21 1990-06-27 International Business Machines Corporation Méthode et dispositif pour générer des boucles d'itération par matériel et microcode

Non-Patent Citations (2)

* Cited by examiner, † Cited by third party
Title
PATENT ABSTRACTS OF JAPAN vol. 006, no. 209 (P-150) 21 October 1982 & JP 57 114950 A 17 July 1982 *
See also references of EP0650613A1 *

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN116028118A (zh) * 2023-01-31 2023-04-28 南京砺算科技有限公司 保障数据一致性的指令执行方法及图形处理器、介质
CN116028118B (zh) * 2023-01-31 2023-07-25 南京砺算科技有限公司 保障数据一致性的指令执行方法及图形处理器、介质
CN117132450A (zh) * 2023-10-24 2023-11-28 芯动微电子科技(武汉)有限公司 一种可实现数据共享的计算模块和图形处理器
CN117132450B (zh) * 2023-10-24 2024-02-20 芯动微电子科技(武汉)有限公司 一种可实现数据共享的计算装置和图形处理器

Also Published As

Publication number Publication date
WO1994002894A3 (fr) 1994-05-11

Similar Documents

Publication Publication Date Title
US5682531A (en) Central processing unit
KR100328162B1 (ko) 정보처리회로와마이크로컴퓨터와전자기기
JP3173793B2 (ja) 多重命令セットによるデータ処理装置及びデータ処理方法
US4740893A (en) Method for reducing the time for switching between programs
EP1063586B1 (fr) Méthode et dispositif pour le traitement de données, ayant plusieurs groupes des bits d&#39;état
US4274138A (en) Stored program control system with switching between instruction word systems
JPS6339931B2 (fr)
US5249280A (en) Microcomputer having a memory bank switching apparatus for accessing a selected memory bank in an external memory
US7546442B1 (en) Fixed length memory to memory arithmetic and architecture for direct memory access using fixed length instructions
US4945511A (en) Improved pipelined processor with two stage decoder for exchanging register values for similar operand instructions
US5938759A (en) Processor instruction control mechanism capable of decoding register instructions and immediate instructions with simple configuration
KR100322277B1 (ko) 확장 명령어를 가진 중앙처리장치
US5991872A (en) Processor
US5504923A (en) Parallel processing with improved instruction misalignment detection
WO1994002894A2 (fr) Systeme de traitement de donnees a dispositif de traitement de boucles de programme
US6223275B1 (en) Microprocessor with reduced instruction set limiting the address space to upper 2 Mbytes and executing a long type register branch instruction in three intermediate instructions
US6438680B1 (en) Microprocessor
EP0650613A1 (fr) Systeme de traitement de donnees a dispositif de traitement de boucles de programme
JP3504355B2 (ja) プロセッサ
US6005502A (en) Method for reducing the number of bits needed for the representation of constant values in a data processing device
EP0650614B1 (fr) Architecture de processeur de signal numerique
US4218741A (en) Paging mechanism
US5649229A (en) Pipeline data processor with arithmetic/logic unit capable of performing different kinds of calculations in a pipeline stage
JP3199603B2 (ja) コードサイズ縮小化マイクロプロセッサ
JP3060917B2 (ja) プロセッサ

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A2

Designated state(s): JP KR US

AL Designated countries for regional patents

Kind code of ref document: A2

Designated state(s): AT BE CH DE DK ES FR GB GR IE IT LU MC NL PT SE

WPC Withdrawal of priority claims after completion of the technical preparations for international publication

Free format text: FR

121 Ep: the epo has been informed by wipo that ep was designated in this application
DFPE Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101)
WWE Wipo information: entry into national phase

Ref document number: 1993916063

Country of ref document: EP

WWP Wipo information: published in national office

Ref document number: 1993916063

Country of ref document: EP

WWW Wipo information: withdrawn in national office

Ref document number: 1993916063

Country of ref document: EP