Classifications

• • H—ELECTRICITY
  • H01—ELECTRIC ELEMENTS
  • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
  • H01L23/00—Details of semiconductor or other solid state devices
  • H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
  • H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
  • H01L23/532—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body characterised by the materials
  • H01L23/53204—Conductive materials
  • H01L23/53271—Conductive materials containing semiconductor material, e.g. polysilicon
• • H—ELECTRICITY
  • H01—ELECTRIC ELEMENTS
  • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
  • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
  • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
  • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
  • H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
  • H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
  • H01L21/76886—Modifying permanently or temporarily the pattern or the conductivity of conductive members, e.g. formation of alloys, reduction of contact resistances
  • H01L21/76889—Modifying permanently or temporarily the pattern or the conductivity of conductive members, e.g. formation of alloys, reduction of contact resistances by forming silicides of refractory metals
• • H—ELECTRICITY
  • H01—ELECTRIC ELEMENTS
  • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
  • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
  • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
  • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
  • H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
  • H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
  • H01L21/76895—Local interconnects; Local pads, as exemplified by patent document EP0896365
• • H—ELECTRICITY
  • H01—ELECTRIC ELEMENTS
  • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
  • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
  • H01L2924/0001—Technical content checked by a classifier
  • H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00

Definitions

• This invention relates in general to semiconductor circuits and in particular in the performing of high density local interconnect in semiconductor circuits using metal suicides.
• Polysilicon has also been used for constructing interconnecting conductor lines for integrated circuits. It is stable at high temperatures, can be oxidized to form silicon dioxide thereon, and is suitable for etching fine lines.
• One disadvantage of polysilicon is its relatively high electrical resistance. To reduce resistance, a layer of silicon- rich metal silicide such as tungsten silicide is deposited on a doped polysilicon layer to form a metal silicide/polysilicon sandwich layer having a low resistivity.
• a scheme is described, for example, in U.S. patent 4,443,930, to Hwang et al. Such a sandwich structure is commonly call a polycide. Hwang et al.
• the polycide type sandwich structure for forming the gates of transistors and for forming the interconnecting conductors for integrated circuit devices.
• the polysilicon layer In order for the polysilicon layer to act as a conductor, the polysilicon must be doped to become either n type or p type. Hwang et al. described an interconnect scheme apparently possible to be used only for NMOS type devices.
• CMOS type devices Because of it low power requirements, CMOS type devices have superseded NMOS and other types of integrated circuit implementations in many applications. It is therefore desirable to provide an interconnect scheme which can be used for interconnecting CMOS type devices in integrated circuits.
• One aspect of the invention is directed towards a semiconductor circuit comprising a body of silicon semiconductor material where the body has a plurality of CMOS circuit devices.
• the circuit further comprises a metal silicide layer in or on the body interconnecting at least two of the devices.
• Another aspect of the invention is directed toward a method for interconnecting devices in a body of a silicon semiconductor material where the body includes circuit devices.
• the method comprises forming a polysilicon layer, a metal silicide layer, and an electrically insulating layer separating the polysilicon and metal silicide layers at at least one location to interconnect the devices.
• Figure 1 is a cross-sectional view of a semiconductor wafer having CMOS devices therein onto which layers including a polysilicon layer are grown or deposited to illustrate the invention.
• Figure 2 is a cross-sectional view of the wafer of Figure 1 and, in addition, of a doped CVD oxide layer and an amorphous silicon layer grown or deposited on top of the wafer of Figure 1.
• Amorphous silicon layer connects to P+ silicon, N+ silicon and polysilicon at the desired location.
• Figure 3 is a cross-sectional view of the wafer of Figure 2 and of a photoresist mask for doping a portion of the amorphous silicon layer by N+ implantation.
• Figure 4 is a cross-sectional view of the wafer of Figure 2 and in addition a photoresist mask for doping another portion of the amorphous silicon layer by P+ implantation.
• Figure 5 is a cross-sectional view of the wafer of Figure 2 and in addition a metal silicide local interconnect layer on selected areas of the wafer to illustrated the preferred embodiment of the invention.
• Figure 6 is a cross-sectional view of the wafer of Figure 5 and, in addition, an undoped CVD oxide layer, a doped glass layer, and a metal interconnect layer on the wafer of Figure 5 forming a completed and locally interconnected circuit to illustrate the preferred embodiment of the invention.
• Figure 1 is a cross-sectional view of a silicon wafer in which a pair of transistors forming a CMOS pair has been fabricated.
• wafer 10 comprises a substrate 12 containing an N-well 14 and a P-well 16.
• the N- and P-wells are doped appropriately to form P+ regions 18, 20 and N+ regions 22, 24.
• a thick field oxide layer 32 and a thin gate oxide layer 34 are then provided on selected areas of the wafer as shown in Figure 1.
• a polysilicon layer is also provided on selected areas on the oxide layers as shown in Figure 1.
• Wafer 10 is composed of the above described components. As shown in Figure 1, a portion 42 of the polysilicon layer, together with P+ regions 18, 20, are part of a P-CH transistor 50. Another portion 44 of the polysilicon layer is formed on top of a portion of the field oxide 32 as shown in Figure 1 to interconnect devices on the wafer. Yet another portion 46 of the polysilicon layer, together with N+ regions 22, 24, form a part of a N-CH transistor 52.
• Transistors 50, 52 together form a CMOS pair.
• the methods for fabricating the various regions and layers in wafer 10 shown in Figure 1 are known to those skilled in the art and will not be described in detail herein.
• the process for manufacturing an integrated circuit employing the high density local interconnect using metal silicide is illustrated in a sequence of the following numbered steps:
• Steps 2-4 are illustrated in reference to Figure 2 which is a cross-sectional view of the wafer 10 of Figure 1 and, in addition, of an undoped CVD oxide and an amorphous silicon layer as shown in Figure 2.
• a photomasking step is performed to define via cuts in certain regions to connect N+, P+ regions 18-24, and portions of the polysilicon layer 44.
• the CVD oxide layer 62 is etched away from these regions.
• a thin layer 64 of amorphous silicon is deposited on the entire surface of the wafer.
• Steps 5 and 6 are illustrated in reference to Figure 3 which is a cross-sectional view of wafer 10 of Figure 1 together with the layers added shown in Figure 2 and, in addition, of a masking layer 72 to illustrate the invention.
• the photomasking step is performed to provide a photoresist layer 72, leaving open certain regions, such as those between points 72a, 72b; and 72c, 72d.
• the photoresist layer 72 is removed by plasma ash and a chemical process using H 2 So 4 /H 2 0 2 .
• Steps 7 and 8 are illustrated in reference to Figure 4 which is a cross-sectional view of the wafer of Figure 3 except that photoresist 72 is replaced by a different photoresist layer 74, leaving unmasked the region between points 74a, 74b. After photoresist 72 has been removed, another photomasking step is performed to provide photoresist layer 74, leaving unmasked certain regions. 8. Now high dose P+ ion implantation is performed. The energy of the implant is adjusted such that the peak of the implant is in the silicon substrate that near the interface of the thin amorphous silicon film 64 and P+ regions 18, 20. After the implant, photoresist 74 is removed by plasma ash and a chemical process using H 2 So 4 /H 2 0 2 .
• Step 9 is illustrated in reference to Figure 5 which is a cross-sectional view of the wafer of Figure 4 except that the photoresist 74 has been removed and a metal silicide layer 82 is shown instead.
• a film of metal silicide such as tungsten silicide is deposited after the removal of photoresist 74. This is accomplished by a photomasking step followed by a plasma etching of silicide at desired regions. This silicide film interconnects the P+ region 20 to N+ region 22 and polysilicon strip 44 through the amorphous silicon layer 64.
• Steps 10-12 are illustrated in reference to Figure 6 which is a cross-sectional view of the wafer of Figure 5 and, in addition, of an undoped CVD oxide layer, a doped layer of glass, and a metal interconnect layer.
• a very short high temperature heat cycle is performed using rapid thermal annealing process (RTA) . This process is used to activate the dopings, lower the sheet resistance of the metal silicide, and flow the glass film.
• RTA rapid thermal annealing process
• a photomasking step is now performed to define connect holes where metal connects to the metal silicide, polysilicon and N+/P+ silicon regions.
• metal layer 96 interconnects the metal silicide, polysilicon, and N+/P+ silicon regions.
• the metal layer is shown only connected to P+ and N+ regions through the silicide and amorphous silicon layers; it will be understood that the metal layer may be used to interconnect to the polysilicon portion 44 as well through the silicide and amorphous silicon layer if desired.
• the high density local interconnect system for interconnecting active circuit elements of the semiconductor circuit 100 is then complete.
• the polysilicon layer forms strips 42, 44, 46, where strips 42, 46 serve as gates of transistors 50, 52 and strip 44 is a polysilicon interconnect for connecting other devices (not shown) of the wafer.
• the second layer of interconnect is formed by the metal silicide layers 82.
• the interconnect system using layer 82 it is first necessary to describe in more detail the composition of the amorphous silicon layer 64.
• the portion of layer 64 in contact with region 18 electrically connects region 18 to metal contact 96; since such portion of layer 64 has P+ implants, it is compatible with region 18.
• the portion of layer 64 in contact with region 20 is compatible therewith and electrically connects the region to metal silicide region 82.
• the N+ doped portions of layer 64 are compatible with regions 22, 24 and polysilicon strip 44 and electrically connect these portions to the silicide layer.
• the portion of layer 64 in contact with polysilicon strip 44 is separated from the portion of layer 64 connected to regions 20 by an undoped portion between points 72a, 74a in reference to Figures 3, 4 and 6. It will be noted that the portion of layer 64 in contact with strip 44 has N+ implants, so that, by separating such portion from the P+ implanted portion of layer 64 in contact with P+ region 20 by an undoped portion, a PN junction is prevented.
• the electrical connection between polysilicon layer 44 and region 20 is accomplished through the metal silicide layer 82.
• amorphous silicon layer 64 in contact with region 22 has been implanted with N+ implants, where such portion of layer 64 is isolated from the portion of the same layer connected to polysilicon strip 44 by an undoped portion between points 72b, 72c.
• the silicide layer can be fabricated at higher density than the metal layer in the conventional one or two metal layer interconnect systems, the silicon area required for the interconnect is reduced so that the die size can be reduced for the same number of devices, or the number of devices fabricated on the same size die can be increased.
• the amorphous silicon layer 64 is separated from the polysilicon layer by an undoped CVD oxide layer 62 at most locations so that the metal silicide layer can perform an interconnecting role entirely independent from the polysilicon layer. If desired, portions of the silicon layer 64 may be made to contact the polysilicon interconnect 44, as shown in the figures, to permit selective connections between the metal silicide and the polysilicon layers.
• the amorphous silicon layer 64 is substantially identical in coverage to the metal silicide layer 82. It will be understood, however, that this is not necessary, so that the amorphous silicon layer 64 may be used for connecting the polysilicon strip 44 to the N+ region 22, for example. In other words, if the portion of layer 64 between points 72b, 72c is also implanted with N+ implants, then polysilicon strip 44 will be electrically connected to region 22 through the silicon layer 64, even if a portion of the silicide layer immediately above has been removed. In this manner, the amorphous silicon layer 64 performs an interconnect function independent from the metal silicide layer 82.
• the metal silicide layer is composed of a refractory metal silicide, so that the layer is stable at high temperatures.

Landscapes

• Engineering & Computer Science (AREA)
• Physics & Mathematics (AREA)
• Condensed Matter Physics & Semiconductors (AREA)
• General Physics & Mathematics (AREA)
• Computer Hardware Design (AREA)
• Microelectronics & Electronic Packaging (AREA)
• Power Engineering (AREA)
• Manufacturing & Machinery (AREA)
• Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)

Applications Claiming Priority (2)

Publications (1)

Family

ID=24062189

Family Applications (1)

Country Status (2)

Citations (4)

Family Cites Families (1)

• 1991
  • 1991-04-25 EP EP19910909507 patent/EP0527194A4/en not_active Withdrawn
  • 1991-04-25 WO PCT/US1991/002872 patent/WO1991017576A1/en not_active Application Discontinuation

Patent Citations (4)

Non-Patent Citations (1)

Also Published As

Similar Documents

Legal Events