WO1991007017A1 - Analogue to digital converter - Google Patents
Analogue to digital converter Download PDFInfo
- Publication number
- WO1991007017A1 WO1991007017A1 PCT/GB1990/001686 GB9001686W WO9107017A1 WO 1991007017 A1 WO1991007017 A1 WO 1991007017A1 GB 9001686 W GB9001686 W GB 9001686W WO 9107017 A1 WO9107017 A1 WO 9107017A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- signal
- quantiser
- providing
- output signal
- output
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M3/00—Conversion of analogue values to or from differential modulation
- H03M3/30—Delta-sigma modulation
- H03M3/38—Calibration
- H03M3/386—Calibration over the full range of the converter, e.g. for correcting differential non-linearity
- H03M3/388—Calibration over the full range of the converter, e.g. for correcting differential non-linearity by storing corrected or correction values in one or more digital look-up tables
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M3/00—Conversion of analogue values to or from differential modulation
- H03M3/30—Delta-sigma modulation
- H03M3/39—Structural details of delta-sigma modulators, e.g. incremental delta-sigma modulators
- H03M3/412—Structural details of delta-sigma modulators, e.g. incremental delta-sigma modulators characterised by the number of quantisers and their type and resolution
- H03M3/422—Structural details of delta-sigma modulators, e.g. incremental delta-sigma modulators characterised by the number of quantisers and their type and resolution having one quantiser only
- H03M3/424—Structural details of delta-sigma modulators, e.g. incremental delta-sigma modulators characterised by the number of quantisers and their type and resolution having one quantiser only the quantiser being a multiple bit one
Definitions
- This invention relates to an analogue to digital converter (ADC).
- ADC analogue to digital converter
- Inaccuracies in the transfer function of the quantising element may be sub-divided into two categories, depending on whether they affect a very small, or a more extensive region of the characteristic.
- Local inaccuracies affecting only one (or at most two) of the quantiser levels are known as differential non -linearities.
- Their spectrum is generally white, similar to the quantisation error, so they add to the latter in an uncorrelated manner and are shaped by the loop action in exactly the same way.
- the magnitude of the differential non-linearities is of the same order, or is smaller than the qunatisation errors. For this reason these will only add up to around 3dB increase in the in-band noise power and have an essentially white spectrum, so that they are not too significant.
- Errors in the quantiser characteristic which extend over a significant number of quantising levels, lead to a distortion of the input signal.
- the resulting distortion components may occur in-band and so be unaffected by loop action.
- the quantiser has n-bit resolution
- the transfer characteristic has a simple quadratic component, resulting in an m-bit deviation at the centre of the transfer curve, then a first harmonic will be present which will be approximately 20 log(m/2 n ) down on the fundamental.
- the existence of such spuriae may limit the usable dynamic range of the coder as a whole.
- the present invention was devised in order to reduce these level inaccuracies in the transfer function of the quantising element.
- an analogue to digital converter circuit of the kind including an n-bit quantiser (where n ⁇ l) for providing an output signal comprising an n-bit representation of the signal applied to its input, in which the quantiser is replaced by a quantiser element providing an address location and a random access memory (RAM) device at which an accurate representation of the corresponding output signal is stored, thus providing an instantaneous output signl of a predetermined level accuracy.
- n-bit quantiser where n ⁇ l
- RAM random access memory
- the RAM device may be arranged such that the stored signal values are of greater accuracy than those output by the quantiser element.
- the present invention has particular application in oversa pled ADC, in which sampling speed is far greater than the nyquist sampling frequency, since the inherent delay created in accessing the RAM is Inconsequential.
- the write cycle of a RAM may be 1 ns, whereas a convrsion cycle of an ADC may be 100 ns. This means that a calibration cycle of the ADC may be carried out at any time without significantly delaying the operation of the ADC.
- FIGS 1 and 2 are block diagrams of different quantiser-calibrated feedback coders according to the invention.
- FIG. 3 is a block diagram of an ADC in which the present invention may be utilized.
- the level in accuracy problem may be reduced, according to the present invention, by regarding the quantiser output not as a direct representation of the analogue signal at its input, but rather as an address location at which an accurate representation of the signal is stored.
- using a memory in this way transforms an n-bit resolution, n-bit accurate (more or less) quantising element into an n-bit resolution, m-bit accurate component, where is the memory word length.
- the feedback coder comprises a digital to analogue converter 1 which is connected to a loop with a noise-shaping filter 2 and quantiser element 3.
- An output from the quantiser element 3 is delivered to a RAM device 4 and from there the output passes to a truncation correction device 6.
- a calibration signal produced by a signal generator 7 comprising an m-bit conter 8 and an ADC 9 may be delivered into the loop when required.
- This signal may be inserted by means of a two way switch located either before ( Figure 1) or after ( Figure 2) the noise-shaping filter 2.
- the m-bit counter 8 provides an output to ADC 9 which is connected to an analogue value and applied to the input of quantiser 3.
- the digital value of counter 8 is stored in RAM 4, at an address determined by the output of quantiser 3.
- an input signal S is fed via a differencing circuit 20 to an integrator 22 which is indicated inconventional z-transform form as z/(z-l).
- An n-bit quantiser 24 digitises the input signal, introducing noise q(z).
- a one bit truncated version of the output signal is fed back via a delay circuit 26, indicated as z " to the differencing circuit 20 where it is subtracted from the input.
- a truncation error signal T is introduced in the feedback loop at 32 to account for the truncation of the n-bit quantiser output signal to the MSB.
- the truncation error signal is a known quantity; it is the quantiser output with the MSB removed.
- the quantiser 24 is an n-bit quantiser, where n l and n ⁇ 7, in accordance with current technical limits.
- a(z) s(z) + ( z - 1 ) * q(z) / z - T(z) / z (3)
- the truncation error term in the output signal can be cancelled by adding a delayed version of itself at the output, shown in Figure 3 in which truncation signal T is delayed in unit 34 and added to the output in an adder 36.
- circuit of Figure 3 may incorporate the present invention by addition of RAM 4 and signal generator 7 as indicated in dotted lines.
Landscapes
- Physics & Mathematics (AREA)
- Nonlinear Science (AREA)
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Analogue/Digital Conversion (AREA)
- Compression, Expansion, Code Conversion, And Decoders (AREA)
Abstract
An analogue to digital converter circuit of the kind including an n-bit quantiser (where n > 1) for providing an output signal comprising an n-bit representation of the signal applied to its input, in which the quantiser is replaced by a quantiser element (3) providing an address location and a random access memory (RAM) device (4) at which an accurate representation of the corresponding output signal is stored, thus providing an instantaneous output signal of a predetermined level accuracy.
Description
ANALOGUE TO DIGITAL CONVERTER
Field of the Invention
This invention relates to an analogue to digital converter (ADC).
Background Art
Some of the problems associated with ADC level inaccuracy noise in a multi-bit feedback coder were discussed in the specification accompanying copending patent application No. 8820878, filed 6th September 1988 (F20557). Particular techniques to overcome these problems were proposed. The specification explained that a fundamental difficulty with this type of circuit is that a multi-bit digital to analogue converter (DAC) is required at the end of the feedback loop. Any noise associated with level inaccuracy in this DAC is unaffected by the loop action. Thus as described in the patent application it is desirable to use only a two level (one-bit) DAC so that any inaccuracy in the DAC levels can be compensated for by the addition of a small number of external components. The patent specification referred to techniques whereby a multi-bit quantiser could have its output truncated to provide a single-bit feedback signal, and digital signal processing after the coder as a whole,
could correct for the effects of this truncation.
Summary of the Invention
As level inaccuracy of the DAC may be dealt with by the techniques described in British Patent Application No. 8820878, there remains to be considered the subsidiary problem of level inaccuracy in the quantising element, and techniques by which this may be overcome.
Inaccuracies in the transfer function of the quantising element may be sub-divided into two categories, depending on whether they affect a very small, or a more extensive region of the characteristic. Local inaccuracies affecting only one (or at most two) of the quantiser levels are known as differential non -linearities. Their spectrum is generally white, similar to the quantisation error, so they add to the latter in an uncorrelated manner and are shaped by the loop action in exactly the same way. In most practical situations, the magnitude of the differential non-linearities is of the same order, or is smaller than the qunatisation errors. For this reason these will only add up to around 3dB increase in the in-band noise power and have an essentially white spectrum, so that they are not too significant.
Errors in the quantiser characteristic which extend over a significant number of quantising levels, lead to a distortion of the input signal. The resulting distortion components may occur in-band and so be unaffected by loop action. For example, if the quantiser has n-bit resolution, and the transfer characteristic has a simple quadratic component, resulting in an m-bit deviation at the centre of the transfer curve, then a first harmonic will be present which will be approximately 20 log(m/2n) down on the fundamental. The existence of such spuriae may limit the usable dynamic range of the coder as a whole.
The present invention was devised in order to reduce these level inaccuracies in the transfer function of the quantising element.
According to the invention, there is provided an analogue
to digital converter circuit of the kind including an n-bit quantiser (where n^l) for providing an output signal comprising an n-bit representation of the signal applied to its input, in which the quantiser is replaced by a quantiser element providing an address location and a random access memory (RAM) device at which an accurate representation of the corresponding output signal is stored, thus providing an instantaneous output signl of a predetermined level accuracy.
The RAM device may be arranged such that the stored signal values are of greater accuracy than those output by the quantiser element.
The present invention has particular application in oversa pled ADC, in which sampling speed is far greater than the nyquist sampling frequency, since the inherent delay created in accessing the RAM is Inconsequential.
It is necessary to correctly calibrate the RAM at some stage. Typically the write cycle of a RAM may be 1 ns, whereas a convrsion cycle of an ADC may be 100 ns. This means that a calibration cycle of the ADC may be carried out at any time without significantly delaying the operation of the ADC.
As preferred the ADC according to the invention is of the type described and claimed in British Patent application 8820878.0, namely, an analogue-to-digital converter circuit comprising a differencing means for comparing an analogue input signal and a feedback signal to provide an output dependent on the difference between the signals, a feed-forward filter coupled to receive the differencing means output for providing low-frequency preemphasis, and coupled to the input of an n-bit quantiser (where n^> 1) for providing an output signal comprising an n-bit representation of the signal applied to its input, a means for truncating the quantiser output signal to the MSB and for providing a feedback signal whose value is dependnt on the MSB, a feedback filter means coupled to receive the feedback signal and provide it to the differencing means, and correction means for providing a correction signal for combining with the quantiser output signal, to provide a converter circuit output signal which compensates for the effect of the truncation in
the feedback loop; or an anlogue-to-digital converter circuit comprising means for selectively inverting an input signal and feeding the signal via a feedforward filter providing low frequency pre-emphasis to an n-bit quantiser (where n)l) for providing an output signal comprising an n-bit representation of the signal applied to its input, a means for truncating the quantiser output signal to the MSB and providing a feedback signal whose value is dependent on the MSB, a feedback filter means coupled to receive the feedback signal and to provide it to the selective inversion means for control thereof, and correction means for correcting the quantiser output signal to provide a converter circuit output signal which compensates for the effect of the selective inversion of the input signal.
Brief Description of the Drawings
By way of example, some particular embodiments of the invention will now be described with reference to the accompanying drawings, in which:
Figures 1 and 2 are block diagrams of different quantiser-calibrated feedback coders according to the invention; and
Figure 3 is a block diagram of an ADC in which the present invention may be utilized.
Description of the Preferred Embodiments
The level in accuracy problem may be reduced, according to the present invention, by regarding the quantiser output not as a direct representation of the analogue signal at its input, but rather as an address location at which an accurate representation of the signal is stored. In general, this means that the memory word length will be substantially longer than the quantiser output word length in order that the former can give a more accurate value for the instantaneous signal value. Effectively, using a memory in this way transforms an n-bit resolution, n-bit accurate (more or less)
quantising element into an n-bit resolution, m-bit accurate component, where is the memory word length.
In order that the values stored in RAM may be more accurate than those output by the quantiser, it is necessary that the latter be calibrated, either on power-up, on command, or at suitable working intervals. A typical calibration technique would use an m-bit counter and integrator, in a slope integration method. Since all noise-shaping coders already incorporate analogue integrators the only additional component required is an m-bit counter. The calibration procedure is as follows: the m-bit counter starts at zero and increments whilst the n-bit output code of the quantiser is monitored. When the quantiser output code changes, the counter value m*ι is stored in RAM at the location n^. This procedure is repeated for all the 2n quantiser output codes.
Such a procedure will result n an n-bit resolution m-bit accurate quantising element in which the output codes are unlikely to be equally spaced. However, this factor is unimportant provided the values are known. It should be possible to improve the accuracy of a bipolar quantiser from around 8 bits to around 14 bits, and for a CMOS quantiser fromaround 6 or 7 bits to around 10 or 12 bits. This will have a significant effect on the spurious-free dynamic range of the coder as a whole.
As shown in the drawing, the feedback coder comprises a digital to analogue converter 1 which is connected to a loop with a noise-shaping filter 2 and quantiser element 3. An output from the quantiser element 3 is delivered to a RAM device 4 and from there the output passes to a truncation correction device 6.
In order to permit calibration of the quantiser element 3, a calibration signal produced by a signal generator 7 comprising an m-bit conter 8 and an ADC 9 may be delivered into the loop when required. This signal may be inserted by means of a two way switch located either before (Figure 1) or after (Figure 2) the noise-shaping filter 2. Thus the m-bit counter 8 provides an output to ADC 9 which is connected to an analogue value and applied to the input of quantiser 3. At the same time the digital value of counter 8 is stored in RAM 4, at an address determined by the output
of quantiser 3.
Referring now to Figure 3, an input signal S is fed via a differencing circuit 20 to an integrator 22 which is indicated inconventional z-transform form as z/(z-l). An n-bit quantiser 24 digitises the input signal, introducing noise q(z). A one bit truncated version of the output signal is fed back via a delay circuit 26, indicated as z" to the differencing circuit 20 where it is subtracted from the input. A truncation error signal T is introduced in the feedback loop at 32 to account for the truncation of the n-bit quantiser output signal to the MSB. The truncation error signal is a known quantity; it is the quantiser output with the MSB removed. The quantiser 24 is an n-bit quantiser, where n l and n<^7, in accordance with current technical limits.
Loop analysis yields the transfer relation
a(z) = s(z) + ( z - 1 ) * q(z) / z - T(z) / z (3)
The truncation error term in the output signal can be cancelled by adding a delayed version of itself at the output, shown in Figure 3 in which truncation signal T is delayed in unit 34 and added to the output in an adder 36. Thus:
y(z) = a(z) + T(z) / z = s(z) + ( z - 1) * q(z) / z (4)
This expression is identical to that which would be obtained for a conventional single-bit coder of first order, with the important exception that, the noise term is that appropriate to a multi-bit quantiser. Relative to a single-bit system, such multi-bit quantiser with single-bit feedback, will reduce the unshaped noise by approximately 6 * ( n - 1), where n is the quantiser resolution. This reduction takes place in addition to the benefits which accrue from both noise-shaping and oversampling.
The circuit of Figure 3 may incorporate the present invention by addition of RAM 4 and signal generator 7 as indicated in dotted lines.
Claims
1. An analogue to digital converter circuit of the kind including an n-bit quantiser (where n^>l) for providing an output signal comprising an n-bit representation of the signal applied to its input, in which the quantiser is replaced by a quantiser element providing an address location and a random access memory (RAM) device at which an accurate representation of the corresponding output signal is stored, thus providing an instantaneous output signal of a predetermined level accuracy.
2. A circuit as claimed in Claim 1, in which the RAM device is arranged such that the stored signal values are of greater accuracy than those output by the quantiser element.
3. A circuit as claimed in Claim 1 or 2, in which the said quantiser element is arranged in a signal loop with a noise-shaping filter and digital to analogue converter.
4. A circuit as claimed in Claim 3, in which the signal loop includes means for introducing a calibration signal from a signal generator for calibrating the quantiser element.
5. A circuit as claimed in Claim 4, in which the calibration signal is introduced by means of a two-way switch in the said signal loop.
6. A circuit as claimed in Claim 1, including a differencing means for comaring an analogue input signal and a feedback signal to provide an output dependent on the differenc between the signals, a feed-forward filter coupled to receive the differencing means output for providing low-frequency preemphasis, and coupled to the input of an n-bitquantiser (where n/1) for providing an output signal comprising an n-b it representation of the signal applied to its input, a means for truncating the quantiser output signal to the MSB and for providing a feedback signal whose value is dependent on the MSB, a feedback filter means coupled to receive the feedback signal and provide it to the differencing means, and correction means for providing a correction signal for combining with th quantiser output signal, to provide a converter circuit output signal which co pensates for the effect of the truncation in the feedback loop.
7. A circuit as claimed in Claim 1, including means for selectively inverting an input signal and feeding the signal via a feedforward filter providing low frequency pre-emphasis to an n-bit quantiser (where n/1) for providing an output signal comprising an n-bit representation of the signal applied to its input, a means for truncating the quantiser output signal to the MSB and providing a feedback signal whose value is dependent on the MSB, a feedback filter means coupled to receive the feedback signal and to provide it to the selective inversion means for control thereof, and correction means for correcting the quantiser output signal to provide a converter circuit output signal which compensates for the effect of the selective inversion of the input signal.
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
GB8925027A GB2237944A (en) | 1989-11-06 | 1989-11-06 | Analogue to digital converter |
GB8925027.8 | 1989-11-06 |
Publications (1)
Publication Number | Publication Date |
---|---|
WO1991007017A1 true WO1991007017A1 (en) | 1991-05-16 |
Family
ID=10665810
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/GB1990/001686 WO1991007017A1 (en) | 1989-11-06 | 1990-11-02 | Analogue to digital converter |
Country Status (4)
Country | Link |
---|---|
EP (1) | EP0452450A1 (en) |
JP (1) | JPH04502840A (en) |
GB (1) | GB2237944A (en) |
WO (1) | WO1991007017A1 (en) |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH04302223A (en) * | 1990-12-03 | 1992-10-26 | General Electric Co <Ge> | Circuit device |
US5896101A (en) * | 1996-09-16 | 1999-04-20 | Audiologic Hearing Systems, L.P. | Wide dynamic range delta sigma A/D converter |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
GB2022347A (en) * | 1978-06-01 | 1979-12-12 | Bendix Corp | Method and apparatus for conversion of signal information between analog and digital forms |
EP0189291A2 (en) * | 1985-01-23 | 1986-07-30 | Tektronix, Inc. | Method and system for enhancing the accuracy of analog-to-digital converters |
WO1986005048A1 (en) * | 1985-02-23 | 1986-08-28 | Plessey Overseas Limited | Improvements in or relating to analogue to digital converters |
Family Cites Families (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4535319A (en) * | 1983-04-08 | 1985-08-13 | Tektronix, Inc. | Method and circuit for measuring nonlinearity in dual-flash analog-to-digital converter |
-
1989
- 1989-11-06 GB GB8925027A patent/GB2237944A/en not_active Withdrawn
-
1990
- 1990-11-02 EP EP19900916146 patent/EP0452450A1/en not_active Withdrawn
- 1990-11-02 WO PCT/GB1990/001686 patent/WO1991007017A1/en not_active Application Discontinuation
- 1990-11-02 JP JP51486090A patent/JPH04502840A/en active Pending
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
GB2022347A (en) * | 1978-06-01 | 1979-12-12 | Bendix Corp | Method and apparatus for conversion of signal information between analog and digital forms |
EP0189291A2 (en) * | 1985-01-23 | 1986-07-30 | Tektronix, Inc. | Method and system for enhancing the accuracy of analog-to-digital converters |
WO1986005048A1 (en) * | 1985-02-23 | 1986-08-28 | Plessey Overseas Limited | Improvements in or relating to analogue to digital converters |
Also Published As
Publication number | Publication date |
---|---|
GB2237944A (en) | 1991-05-15 |
JPH04502840A (en) | 1992-05-21 |
GB8925027D0 (en) | 1989-12-28 |
EP0452450A1 (en) | 1991-10-23 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR100276013B1 (en) | Analog/digital converter | |
US5181032A (en) | High-order, plural-bit-quantization sigma-delta modulators using single-bit digital-to-analog conversion feedback | |
US7525464B2 (en) | Sigma-delta modulator with DAC resolution less than ADC resolution | |
US5084702A (en) | Plural-order sigma-delta analog-to-digital converter using both single-bit and multiple-bit quantizers | |
US5103229A (en) | Plural-order sigma-delta analog-to-digital converters using both single-bit and multiple-bit quantization | |
US4896155A (en) | Method and apparatus for self-calibration of subranging A/D converter | |
US5451946A (en) | Apparatus and method for producing an analog output signal from a digital input word | |
EP1354410B1 (en) | Digital to analog converter employing sigma-delta loop and feedback dac model | |
US4447803A (en) | Offset digital dither generator | |
US5057840A (en) | Σ-Δmodulator for digital-to-analog converter | |
KR100334057B1 (en) | Sigma-Delta Analog-to-Digital Converter using Mixed-mode Integrator | |
EP0381715B1 (en) | Digital correction circuit and method for data converters | |
CN212969607U (en) | Sigma-delta analog-to-digital converter circuit | |
JPH053436A (en) | A/d converter | |
TW304316B (en) | ||
EP0280321A3 (en) | Digital-to-analog converter circuit | |
US5936561A (en) | Apparatus and methods for digitally compensated multi-bit sigma-delta analog-to-digital conversion | |
WO1991007017A1 (en) | Analogue to digital converter | |
USRE42387E1 (en) | Method for compensating non-linearity of a sigma-delta analog-to-digital converter | |
JPH073953B2 (en) | Code converter | |
US6680680B1 (en) | Process and device for converting an analog signal into a digital signal with automatic gain control | |
GB2222495A (en) | Analog to digital converters | |
JPH04302223A (en) | Circuit device | |
JPS55138924A (en) | Analog-to-digital converting device | |
SU1027810A1 (en) | Digital-analog converter |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AK | Designated states |
Kind code of ref document: A1 Designated state(s): JP US |
|
AL | Designated countries for regional patents |
Kind code of ref document: A1 Designated state(s): AT BE CH DE DK ES FR GB GR IT LU NL SE |
|
WWE | Wipo information: entry into national phase |
Ref document number: 1990916146 Country of ref document: EP |
|
WWP | Wipo information: published in national office |
Ref document number: 1990916146 Country of ref document: EP |
|
WWW | Wipo information: withdrawn in national office |
Ref document number: 1990916146 Country of ref document: EP |