Forming Digital Data For Magnetic Tape
Field of the Invention This invention relates to magnetic tape recording, and, more particularly, relates to formatting and recording digital data on magnetic tape.
Background of the Invention Recording of information on magnetic tape is now well known, and has heretofore been utilized in a number of diverse areas with recording of video and/or audio information being one of the better known uses of such recording. It has also been suggested that magnetic tape recording can also be utilized to provide backup, or temporary storage, for computer-gener ed data (see, for example, U.S. Patent No. 4,380,047).
When recording video and/or audio information, a fairly high error rate can be tolerated (typically on the order of one error in 10 to 10 bits) . Such high error rates cannot be tolerated, however, with at least some other uses, and cannot be tolerated, for example, where the device is to serve as a backup unit for a computer to store computer-generated data where the error rate must typically be no greater than on the order of one error in 1013 bits. Recording on 8mm magnetic tape has also been heretofore suggested and/or utilized, and it is likewise
known that information can be recorded on magnetic tape using a helical scan arrangement wherein information is recorded on the tape in stripes that extend across the tape at an angle with respect to the edge of the tape and the running direction of the tape (see, for example, U.S. Patent No. 4,613,912) .
It has also been heretofore suggested that a digital recording system could be effectively utilized for storing information, and it has been suggested that such a recording system could be utilized in connection with computer-generated data (see, for example, U.S. Patent No. 4,363,050).
It has also been suggested that a video cassette recorder can be utilized to store computer-generated data, and that such data can be handled by data blocks (see, for example, U.S. Patent No. 4,530,048).
Thus, while various tape recording techniques have been heretofore suggested and/or utilized, improved devices and/or methods can nevertheless still be advantageously utilized to provide, for example, high recording density and/or low error rates.
Summary of the Invention This invention provides improved formatting and recording of digital data on magnetic tape, and enables high density recording and/or low error rates. The
invention is particularly well suited for use as a backup unit for storing computer-generated data.
Formatting and recording preferably includes three sections (preamble, data block, and postamble) with the preamble section including frequency/phase and location referencing, with the data block section including synchronizing and identifying referencing along with data to be recorded, and the postamble section providing compatibility of physical alignment between the recording heads and magnetic tape. Recording is preferably effected using a helical scan arrangement to record discrete stripes on the tape, which tape is preferably 8mm tape .
It is therefore an object of this invention to provide improved formatting and recording on magnetic tape .
It is anotner objecc of this invention to provide improved formatting and recording on magnetic tape by stripes enabling high density recording and/or low error rates.
It is still another object of this invention to provide improved formatting and recording on magnetic tape of computer-generated data.
It is still another object of this invention to provide improved formatting and recording on magnetic tape by separate defined sections.
It is still another object of this invention to provide improved formatting of data to be recorded on magnetic tape .
With these and other objects in view, which will become apparent to one skilled in the art as the description proceeds, this invention resides in the novel construction, combination, arrangement of parts and method substantially as hereinafter described, and more particularly defined by the appended claims, it being understood that changes in the precise embodiment of the herein disclosed invention are meant to be included as come within the scope of the claims.
Brief Description of the Drawings The accompanying drawings illustrate a complete embodiment of the invention according to the best mode so far devised for the practical application of the principles thereof, and in which:
FIGURE 1 is a block diagram illustrating the invention; FIGURE 2 is a block diagram illustrating the overall operation of the WRITE formatter and format signal generator shown in FIGURE 1 ;
FIGURE 3 is a block diagram illustrating the overall operation of the READ circuits and clock, demodulator/deserializer and deformatter shown in FIGURE 1;
FIGURE 4 is a schematic illustration of magnetic head placement on a rotatable drum for helical scan recording on magnetic tape;
FIGURE 5 is a schematic illustration of recording on magnetic tape by stripes using a helical scan recording arrangement;
FIGURE 6 is an illustration of a typical arrangement of stripes on magnetic tape using a helical scan arrangement; FIGURE 7 is an illustration of a single stripe showing typical positioning of servo and data areas on the stripe ;
FIGURE 8 is an illustration of a single stripe having three segments thereon in the data area; FIGURE 9 illustrates the preamble section of the stripe as shown in FIGURE 8;
FIGURE 10 is an illustration of the data block section of a stripe as shown in FIGURE 8;
FIGURE 11 is an illustration of one of the physical data blocks shown in FIGURE 10;
FIGURE 12 is an illustration of one of the data sub- blocks shown in FIGURE 11; and
FIGURE 13 is an illustration of the postamble section shown in FIGURE 8.
Description of the Invention In this Invention, data in digital form is recorded on magnetic tape, preferably utilizing a helical scan arrangement, so that the data can be physically recorded on the tape In a series of discrete stripes positioned at an angle with respect to the direction of tape travel. When the data on the discrete stripes are concatenated, they form a continuous stream of decipherable information. In order for the recorded digital data to be later recovered from the tape In a decipherable form, it is necessary that the data be formatted prior to recording to provide sufficient referencing information on the tape, in" addition to the recorded data, to enable later recovery during readout.
The block diagram of FIGURE 1 illustrates the overall arrangement utilized in this invention. As shown, computer-generated data to be recorded Is received from computer 20 through interface 22 and coupled to data buffer 24 where the data is placed Into data blocks for processing.
The data from data buffer 24 Is coupled to WRITE formatter 26 where the data is formatted, by having combined therewith digital information in response to signals generated by format signal generating and sequencing unit 28.
As indicated, command signals from computer 20 are coupled to interface 22, and interface 22 provides WRITE and READ signals for determining information and data flow through the system as indicated in FIGURE 1. FIGURE 2 indicates the overall relationship of WRITE formatter 26 and format signal generator and sequencer 28. WRITE formatter 26 includes a series of reference signal generators 32A through 32F which provide the digital information to be combined and formatted with the data and which are connected to provide an input to AND gates 34A through 34F. Signal generator and sequencer 28 includes write clock 36 connected with main signal, generating and sequencer unit 40 and to clock reference region generator 32B, postamble generator 32F and stripe byte and block counter 42. Counter 42 is connected with generating and sequencing unit 40 for block count, and to unit 40 and generators 32C, 32E and 32F for byte count. Data is initially received from data buffer 24 at format data buffer 44 and error correction code (ECC) and identification (ID) formatter 46 of WRITE formatter 26 for addition of error detection data and identification data to received user data blocks. The combined data from ECC and ID formatter 46 is coupled to format data buffer 44 responsive to signals from signal generating and sequencing unit 40. Format data buffer 44 is connected with AND gate 48 to provide an input thereto.
AND gates 34A through 34F are connected to OR gate array 50, as is the output from 8/10 WRITE modulator 51. 8/10 WRITE modulator 51 receives the output from AND gate 48. When a WRITE signal is received from interface 22 by signal generating and sequencer unit 40, signals are provided as a second Input to AND gates 34A through 34F and 48 from unit 40 in a predetermined sequence thereby sequentially opening the gates to the data and reference signals presented at the gates by generators 32A through 32F and format data buffer 44- Data from gate 48 is 8 to 10 bit translated at 8/10 WRITE modulator 51. The 10-bit data and 10-bit reference signals are sequentially received at OR gate array 50 where all the combined data and reference signals are provided as an output in a parallel formatted stream to serializer 52, a parallel- to-serial bit stream converter.
Referring again to FIGURE , the formatted information is coupled from WRITE formatter 26 through serializer 52 and WRITE circuits 54 to magnetic READ/WRITE (pickup) heads 56 (positioned on drum 58) for recording of the formatted information on tape 60 during the WRITE mode .
As also indicated in FIGURE 1 , tape 60 is read by READ/WRITE heads 56 during the READ mode, and the information read is coupled through READ circuits and clock 64 and READ demodulator and deserializer 66 to READ
deformatter 68 where the referencing signals in the recorded formatted information are removed and the thus recovered data is then coupled to data buffer 24.
FIGURE 3 shows the overall relationship of READ circuits and clock 64, READ demodulator and deserializer 66 and READ deformatter 68. Data to be read is received at READ circuits 64 from READ/WRITE heads 56 and, together with a clock signal, is coupled to READ demodulator 66 and READ deformatter 68. The clock signal is received by READ format sequencer 70 of deformatter 68, and the data is received at reference signal detectors and comparators 72A tnrough 72E and at READ ECC (error correction code) 74 and READ buffer 76 of deformatter 68 (for user block identi ication and analysis and data error sensing and correction). As the various reference signals are sensed and removed by detectors and comparators 72B through 72E and coupled to READ format sequencer 70 (the clock reference region signal being coupled with READ circuits and clock 64), synchronization signals are processed to READ demodulator 66 and data is addressed upon input and output from READ Duffer 76 resulting in properly sequenced data output, after correction and identification, to data buffer 24- A separate signal from READ format sequencer 70 to data buffer 24 πiay be provided to indicate to buffer 24 when
READ buffer 76 has received a full, checked and Identified data block.
After being deformatteα, the data is then taken from data buffer 24 and coupled through interface 22 to computer 20 for display or other utilization purposes as indicated in FIGURE 1.
As best shown in FIGURES 4 and 5, a helical scan arrangement is preferably used in this invention. As indicated, tape 60 is partially wrapped around drum 58 so that heads 56A, 56B and 56C, positioned on drum 58, as indicated in FIGURE 4, are contiguous to the tape for brief periods since the drum is rotated at a high speed relative to tape speed. As shown, pickup head 56A is a READ/WRITE head, head 56B Is a servo head, and head 56C is a READ head used for after-WRITE purposes.
With the tape running at 1/2 inch per second and the drum rotating at 1800 rpm, as indicated in FIGURE 4, and with the axis of the drum being oriented at an angle with respect to the direction of tape movement, as best indicated in FIGURE 5, this results, during the WRITE mode, in a series of discrete stripes 78 of information being recorded on the tape at an angle with respect to the tape edges and direction of tape travel. Such an arrangement is known in the art, and is commonly referred to as a helical scan recording arrangement.
The stripes are parallel and adjacent to one another, as best indicated in FIGURE 6, and may be continued in the same pattern for the length of the recorded portion of the tape (except when interrupted for other uses), with the angle of the stripes with respect to the tape dependent upon the relative speed of tape and drum, as well as the orientation of the drum with respect to the tape. The use of the helical scan arrangement has been found useful in this invention for use in recording on magnetic tape to achieve high density recording and/or low error rates.
When in the READ mode, the information recorded on magnetic tape 60 can be read from the tape, preferably using READ/WRITE head 56A, with tne drum rotating at the same speed as during the WRITE mode and with the tape traveling at the same speed as during the WRITE mode.
For tracking and control purposes, it is preferable that a portion of each stripe include tracking and control information in addition to the computer-generated data to be recorded. This can include, for example, a separate servo tracking area 82 in addition to the data recording area 84, as shown in FIGURE 7.
Servo tracking area 82 provides tracking and control information for maintaining the READ/WRITE heads aligned with the stripes on the magnetic tape. In general, the use of servo tracking areas are well known in the art.
Although it is possible that the servo tracking area could be located anywhere on the stripe, and that the servo area might overlap the data area in some instances, the servo area is preferably physically separated in this invention from the data area.
As indicated in FIGURE 8, each data area 84 includes distinct sections, or zones, with specific functions. In the order that these zones are read by a READ/WRITE head 56, the zones are preamble zone 88, data block zone 90 and postamble zone 92. The characteristics and location of these zones are important in achieving the desirable ends of this invention.
Preamble section, or zone, 88 is shown in greater detail in FIGURE 9- The preamble serves several purposes, including: providing frequency and phase reference (for the reading unit phase-lock-loop electronics); providing physical Intra-track location references; and providing a sufficient length of non-data run-in to ensure compatibility of physical alignment between the magnetic tape and the pickup (READ/WRITE) heads during subsequent READ-WRITE modes of operation. Because preamble section 88 is physically located near one edge of tape 60, the frequency of drop outs (i.e., unusable areas) and mistracking due to variances in physical alignment is higher than at the middle of the tape. For this reason, preamble section 88 is designed
as a redundant system for achieving the purposes as set forth above .
Preamble section 88 begins with a stripe start character (SSC) 96, which is two bits in length and includes a binary ONE (1) followed by binary ZERO (0) in the preferred embodiment of this invention. The remainder of preamble zone 88 consists of interleaved clock reference regions (CRRs) 98 and physical reference regions (PRRs) 100. As shown in FIGURE 9, a clock reference region 98 immediately follows the stripe start character and alternates with physical reference regions 100 thereafter. Each clock reference region includes a plurality of bits having the same make-up, which, in the preferred embodiment of this invention, consists of 654 binary ONEs, and provides a frequency and phase reference to the drive unit reading electronics. A sufficient number of clock reference regions are used to ensure that frequency and phase information is available. Reading a single or multiple of the clock reference regions is sufficient to establish the frequency and phase reference .
Each physical reference region 100 contains a uniquely identifiable bit sequence of minimal length. The physical reference regions are- 8 bits in length and provide intra-stripe physical location references, with
the physical reference regions of the preferred embodiment being numbered 1 through 4 and have the following bit coding: 1 - 01010101; 2 - 01011011; 3 - 01101101; and 4 - 01110110. By reading the physical reference regions, the location of the pickup system with respect to the stripe can be precisely determined. An important feature of the physical reference regions is that they provide absolute location references with respect to the tape. This method of recording physical references is preferable over other methods, such as, for example, deriving approximate physical location references from external events (an example of an external event is the instantaneous position of the pickup -head) . A sufficient number of physical reference regions are used to ensure that an accurate location reference is available. Reading any single or multiple of physical reference regions is sufficient to establish a location reference. As indicated in FIGURE 9, the pattern of alternating clock reference regions and physical reference regions continues to the end of the preamble section, and includes a total length of 3304 bits of binary serial informatio .
As indicated in FIGURE 10, data block section 90 of each stripe contains a plurality of physical data blocks 102. In the preferred embodiment of this invention,
eight physical data blocks 102 are utilized, as is also indicated in FIGURE 10. Within each physical data block 102 is a plurality of data sub-blocks 104, as indicated in FIGURE 11. In the preferred embodiment of this invention, 48 data sub-blocks 104 are included in each physical data block. It is to be realized, however, that the number of physical data blocks 102 and data sub- blocks 104 could be varied as needed or desired.
Each data sub-block 104 is divided into sections, as indicated in FIGURE 12, and, as indicated, each data sub- block 104 includes a bit synchronization field (BSF) 106, information segment number (ISN) 108, and information segment field (ISF) 110. The purpose of this arrangement is to provide a self-contained block of decipherable information. To achieve this end, each data sub-block 104 contains independent synchronization and sequencing information. Bit synchronization field 106 is a non-RL code, followed by 8/10 RLL coded information segment number 108, which is followed by information segment field 110.
Bit synchronization field 106 is a unique finite- length sequence which can be identified using the 8/10 RLL bit stream. In the preferred embodiment of this invention, a 20 bit sequence is utilized with the sequence being 01111111111111111110. This sequence has the desired property of being extremely unlikely to occur
as a result of random errors due to improper coding or tape defects in normal 8/10 RLL data due to the selection of 8/10 translation as set forth hereinbelow. The sequence also can provide frequency and phase reference for the READ electronics. Because the bit synchronization field is located periodically throughout physical data blocks 102, it allows for periodic calibration of frequency and phase as the stripe is read. Bit synchronization field 106 provides a reference within the serial bit stream of each data sub-block 104 for initiating decoding of the 8/10 RLL information segment number 108 and information segment field 110 that follows the information segment number. The 8/10 RLL starting boundary is established whenever the bit synchronization field is encountered, whereafter the 10- bit RLL code is decoded into 8-bit words until another bit synchronization field is encountered.
Bit synchronization fields 106 are designed as a redundant system, whereby the bit synchronization fields 106 of other data sub-blocks can be used to establish or verify the bit synchronization field of the current data sub-block. As a result, the format is highly tolerant to missing or suspect bit synchronization fields.
Information segment number 108, which follows each bit synchronization field 106, is a 10-bit RLL sequence that provides a segment identifier for information
segment field 110 that follows. In the preferred embodiment of this invention, information segment field 110 has 30 units of 10-bits of information each, and there are 48 unique information segment numbers 108, which correspond to the 48 data sub-blocks 104 in each physical data block 102.
In the preferred embodiment of the invention, 8 to 10-bit translation of data for recording on information segment fields 110, and of information segment numbers 108, may be accomplished, for example, in the following manner, it being understood that other modes of translation may be used as would be apparent to one skilled in the art. There are 355 10-bit values which obey the RLL rules (i.e., cannot begin or end with two zeros and cannot have three zeros in a row) . These may be broken down into the following classes:
Class I: DSV = o, Parity - 66 Va 1 ue s Class II: DSV = o, Parity + 75 Values Class III: DSV = 2, Parity - 22 Values Class IV: DSV = -2, Pa r i ty - 66 Values Class V: DSV = 2, Parity + 46 Values Class VI: DSV = -2, Parity +, 42 Values Class VII: DSV = +4, -6, Parity +/-; 38 Values Of these values, 256 are chosen to correspond to the 256 possible 8-bit values. From Class I, 65 are chosen. The one not chosen is 0111111111 in order to avoid
confusion with the bit synchronization field character. From Class II, 74 are chosen. The one not chosen is 1111111111 in order to prohibit the bit synchronization field character from occurring in a data field. From Class III, all 22 are selected. From Class IV, 65 are chosen. The one not selected (1111111110) is again for the purpose of assuring that the bit synchronization field sequence is distinguishable. From Class V, 18 are chosen and, from Class VI, 12 are chosen. None are chosen from Class VII.
In the preferred embodiment of this invention, low digital sum variation (DSV) values of the 10-bit word (measured in absolute value whether + or -) are preferred over high DSV values, and odd parity is preferred over even parity in order to minimize the low frequency content of the recorded signal (for example, if the integral over the recorded signal equals 0, the D.C. content of the signal is 0). Once the set of 10-bit values is picked, it is put into a 1-to-1 correspondence with the set of 8-bit values, for example as shown in Table I hereinafter following wherein 8-bit values are expressed in hexadecimal numbers. The particular correspondence selected provides a translation which can be performed with combinatorial logic (about 1000 gates) which easily fits into a gate array (LSI chip) and makes tabular methods (ROMs and the like) unnecessary.
From the set of 256 10-bit values, 48 are chosen for use also as the 48 information segment numbers. Of the 256 values, there are 53 10-bit values which begin and end with 1 and which do not have two zeros in a row. These properties are desirable because such 10-bit values will have the lowest bit-shift tendencies. From these 53, 48 are chosen and put in 1-to-1 correspondence with 0 to 47 (normally represented by 6-bit values) , corresponding to the 48 data sub-blocks 104, in order to ■ minimize the translation logic (as shown in Table 2 following hereinafter and wherein 6-bit values are expressed in hexadecimal numbers.)
Like bit synchronization fields 106, information segment numbers 108 of other data sub-blocks can be used to establish or verify tne information segment number of the current data sub-block. It is thus possible to implement a system of cross-verification and correction of data and information serial numbers, resulting in a format that is highly tolerant to decoding errors and media defects. Conversely, the system assures a very high level of data integrity and low error rate.
Information segment field 110 contains the data to be recorded, and may also contain other data such as error detection and/or correction information or other control information, for example, an identification number for the logical da a blocks (i.e., the user data
blocks) . In the preferred embodiment, each information segment field consists of 30 10-bit serial words of RLL code, and physically follows information segment number 108. The last section of each stripe is postamble section
92. FIGURE 13 shows postamble section 92, which in the preferred embodiment of this invention consists of a 3304-bit serial sequence of all binary ONEs (alternating ONEs and ZEROs could be utilized, if desired). Postamble section 92 may be used for frequency or phrase referencing, and is of a sufficient length to ensure compatibility of physical alignment between the magnetic tape and the pickup heads during subsequent READ/WRITE operations. In a working embodiment of this invention, computer- generated information was formatted and recorded with a recording density of 36 million bits per square inch on 8mm tape, with the tape moving at a rate of 1/2 inch per second and the drum, having 3 magnetic heads mounted thereon, rotated at 1800 rp . The recorded information was then later recovered and found to have an error rate less than 1 in 10 ^ bits read.
From the foregoing, it can be appreciated this invention provides improved formatting and recording on magnetic tape that is particularly well suited for use in high density recording applications, such as for computer backup purposes.
TABLE I Data Translations
(Even Number of Bits, Polarity is +; Odd Number of Bits, Polarity is -)
8 8
(Hex.) 12 . Hex.) W
00 0100100101 1B 0110101101
01 0100100111 1C 0110101111
02 0100101010 1D 0110111001
03 0100101101 1E 0110111011
04 0100101111 1F 0110111110
05 0100111001 20 0111001001
06 0100111011 21 0111001011
07 0100111110 22 0111001110
08 0101001001 23 0111010010
09 0101001011 24 0111010101
OA 0101001110 25 0111010111
OB 0101010010 26 0111011010
OC 0101010101 27 0111011101
OD 0101010111 28 0111101001
OE 0101011010 29 0111101011
OF 0101011101 2A 0111101110
10 0101101001 2B 0111110010
11 0101101011 2C 0111110101
12 0101101110 2D 0111110111
13 0101110010 '2E 0111111010
14 0101110101 2F 0111111101
15 0101110111 30 1001110011
16 0101111010 31 1001110110
17 0101111101 32 1001001010
18 0110100101 33 1001001101
19 0110100111 34 1001001111
1A 0110101010 35 1001011001
-23-
8 8
(Hex.) 12 (Hex.) 12
6 1001011011 60 1101101001 7 1001011110 61 1101101011 8 0110010011 62 1101101110 9 0110010110 63 1101110010 A 1010011111 64 1101110101 B 1010010010 65 1101110111 C 1010010101 66 1101111010 D 1010010111 67 1101111101 E 1010011010 68 1110100101 F 1010011101 69 1110100111 0 1010101001 6A 1110101010 1 1010101011 6B 1110101101 2 1010101110 6C 1110101111 3 1010110010 6D 1110111001 4 1010110101 6E 1110111011 5 1010110111 6F 1110111110 6 1010111010 70 1111001001 7 1010111101 71 1111001011 8 1011100101 72 1111001110 9 1011100111 73 1111010010 A 1011101010 74 1111010101 B 1011101101 75 1111010111 C 1011101111 76 1111011010 D 1011111001 77 1111011101 E 1011111011 78 1111101001 F 1011111110 79 1111101011 0 1100100101 7A 1111101110 1 1100100111 7B 1111110010 2 1100101010 7C 1111110101 3 1100101101 7D 1111110111 4 1100101111 7E 1111111010 5 1100111001 7F 1111111101 6 1100111011 80 0100101011 7 1100111110 81 0100101110 8 1101001001 82 0100110101 9 1101001011 83 0100111010 A 1101001110 84 0101101010 B 1101010010 85 0101101111 C 1101010101 86 0101111011 D 1101010111 87 0101111110 E 1101011010 88 0111001010 F 1101011101 89 0111001111
8 8
(Hex.) 12 (Hex.) 12
8A 0111011011 B4 0101100101
8B 0111011110 B5 0110100110
8C 1001001011 B6 1111010011
8D 1001001110 B7 1111010110
8E 1001010101 B8 0101010011
8F 1001011010 B9 0111110011
90 1001101001 BA 1010010011
91 1001110010 BB 110 110011
92 - 1001110111 BC 0101010110
93 1001111101 BD 0111110110
94 1010101010 BE 1010010110
95 1010101111 BF 1101110110
96 1010111011 CO 0101001101
97 1010111110 C1 1011010011
98 1011001001 C2 1011010110
99 -1011010010 C3 0101011001
9A 1011010111 C4 0110010101
9B 1011011101 C5 1010011001
9C 1011101011 C6 0110011010
9D 1011101110 C7 0110011111
9E 1011110101 C8 0110101001
9F 1011111010 C9 0110110010
A0 1101001010 CA 0110110111
A1 1101001111 CB 0110111101
A2 1101011011 CC 0111100111
A3 1101011110 CD 0111101101
A4 1010100101 CE 0111111001
A5 1110010010 CF 0101111111
A6 1110010111 DO 1100101001
A7 1110011101 D1 1100110010
A8 1110101011 D2 1100110111
A9 1110101110 D3 1100111101
AA 1110110101 D4 1101100111
AB 1110111010 D5 1101101101
AC 1111100101 D6 1101111001
AD 1111101010 D7 1101111111
AE 1111101111 D8 1111001101
AF 1111111011 D9 1110010011
BO 0100111111 DA 1110010110
B1 1001011111 DB 1111011001
B2 1011111111 DC 0101011111
B3 1110111111 DD 011101.1111
8 8 ( Hex . ) 10 (Hex.) 12
DE 1010111111 EE 1111110110 DF 1101011111 EF 0110111111 EO 0111101010 FO 1010101101 E1 0111101111 F1 0111010110 E2 0111111011 F2 0101011110 E3 0111111110 F3 1001111111 E4 1101 101010 F4 1011010101 E5 1101101111 F5 1011110111 E6 1101111011 F6 1011111101 EF 1101111110 F7 1011011111 E8 1111001111 F8 1100100110 E9 1111011011 F9 1110110111 EA 1111011110 FA 1110111101 EB 1100111111 FB 1110011111 EC 01 10101 1 10 FC 1111100111 ED 1111110011 FD 1111101101
FE 1111111001
FF .1111011111
TABLE II ISN Translations
(Even Number of Bits, Polarity is + Odd Number of Bits, Polarity is -)
6 6
(Hex. .) 10 (Hex, .) 10
00 1111111011 24 18 1101111111
01 1111111101 25 19 - 1101111101
02 1111110111 26 . 1101110111
03 1111110101 27 1B 1101110101
04 1110111011 28 1C 1011011111
05 1110111101 29 1D 1011011101
06 1110110111 30 1E 1011010111
07 1110110101 31 1F 1011010101
08 1101011011 32 20 1110111111
09 1101011101 33 21 1111101111 0 OA 1101010111 34 22 1111101101 1 OB 1101010101 35 23 1111101011 2 OC 1011111011 36 24 1101011111 3 OD 1011111101 37 25 1110101111 4 OE 1011110111 38 26 1110101101 5 OF 1011110101 39 27 1110101011
6 6
(Hex.) 12 (Hex.; ) 10
10 1010111011 40 28 1010111111
11 1010111101 41 29 1011101111
12 1010110111 42 2A 1011101101
13 1010110101 43 2B 1011101011
14 1111011111 44 2C 1011111111
15 1111011101 45 2D " " 1010101111
16 1111010111 46 2E 1010101011
17 1111010101 47 2F 1101101011