WO1988008162A1 - Systeme de transfert de donnees pour systemes informatiques a processeurs multiples - Google Patents

Systeme de transfert de donnees pour systemes informatiques a processeurs multiples Download PDF

Info

Publication number
WO1988008162A1
WO1988008162A1 PCT/US1988/001236 US8801236W WO8808162A1 WO 1988008162 A1 WO1988008162 A1 WO 1988008162A1 US 8801236 W US8801236 W US 8801236W WO 8808162 A1 WO8808162 A1 WO 8808162A1
Authority
WO
WIPO (PCT)
Prior art keywords
data
processor unit
bus
processor
signals
Prior art date
Application number
PCT/US1988/001236
Other languages
English (en)
Inventor
Shahram P. Barkhordarian
Original Assignee
Eip Microwave, Inc.
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Eip Microwave, Inc. filed Critical Eip Microwave, Inc.
Publication of WO1988008162A1 publication Critical patent/WO1988008162A1/fr

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a program unit and a register, e.g. for a simultaneous processing of several programs
    • G06F15/161—Computing infrastructure, e.g. computer clusters, blade chassis or hardware partitioning

Definitions

  • the present invention relates to computer systems and more particularly to computer systems for processing data through the use of multiple processors.
  • Computer systems generally operate with one processor which handles all co putional operations in "serial" fashion. However, since there are practical limits to the speeds at which processors may operate, these systems are themselves inherently limited in their capabilities.
  • the alternative is to utilize multiple processors which process data in "parallel” fashion. In practice this has turned out to be difficult. However, two approaches have achieved some success in the past. Systems have been developed in which separate processors share the same memory. The effectiveness of a shared memory system is limited by the "bandwidth" of the memory. As the number of processors increases the processing time associated with coordinating access to the shared memory begins to consume a large portion of the available system time.
  • the present invention helps to overcome the above-described limitations by providing a system which is not limited by memory bandwidth and is flexible in allowing the user to adjust the processing structure to the output desired and equipment available. Further, the present invention provides high processing speeds without the use of special processors or the complexity of a hardwired multiprocessor system.
  • the present invention constitutes a system for effectuating interprocessor communications in a multi- processor computer system.
  • the present invention includes a plurality of data processing units, a common system bus interconnecting the units and a bus arbitration network for controlling access to the system bus.
  • the processor units each comprise a conventional microprocessor, RAM memory and a local bus.
  • the processor units also include a buffer device for enabling a data communications pathway between the system bus and the local bus and data transmission logic which functions to implement the actual data transfers between processor unit.
  • the processor units further include in memory application program modules for data processing and an operating system program for providing initialization signals to the data transmission logic for initiating and controlling data transfers.
  • the applications modules on each processor unit contain system call instructions which direct the microprocessor to execute operating system program routines for the input and output of data between applications modules. If the applications modules are on different processor units the operating system generates initialization signals to initiate and control the data transmission logic. In response, the data transmission logic interacts with the bus arbitration network to secure access to the system bus, establishes contact with the destination processor unit, activates the buffer device, supplies data memory address signals and provides control and timing signals to govern the actual transfer. Concurrently, the data transmission logic on the destination processor acknowledges contact, actuates its buffer device and provides certain data memory address, control and timing signals to govern the transfer for its processor unit.
  • FIGURE 1 is a block diagram of the overall computing system.
  • FIGURES 2a and 2b are flowchart diagrams of an exemplary application program for a data processing job.
  • FIGURE 3 is a flowchart diagram of an operating system routine for sending data.
  • FIGURE 4 is a flowchart diagram of an operating system routine for receiving data.
  • FIGURE 5 is a simplified functional block diagram of the data transfer structure for a processor.
  • FIGURE 6 is a block diagram of the data transfer structure for sending data.
  • FIGURE 7 is a block diagram of the data transfer structure for receiving data.
  • the computing system 10 includes a host computer 12 having RAM memory and a set of standard input and output ports including at least one parallel port.
  • An IBM PC AT with 512K RAM memory would comprise a satisfactory computer.
  • the computer 12 includes a floppy disc storage memory device 14 of conventional design for permanent storage of programs.
  • the computer 12 also includes a keyboard 16 to allow input f om the user and a video monitor 18 to allow output from the computing system 10 to be visually displayed.
  • the computing system 10 further includes a set of data pocessing units 20, 22, 24 and one or more input/output units such as 1/0 boards 25 and 27.
  • the units 20, 22 and 24 are microcomputers which each comprise a Motorola 68000 microprocessor or a related family member with 256K RAM memory mounted on a single processor board.
  • the 1/0 boards 25 and 27 may typically be analog to digital converters, synthesizer boards or some other board for fulfilling a customized function.
  • the boards all fit into connection slots 28 in a housing structure 30.
  • the housing structure 30 includes a frame constructed to support fifteen connection slots suitable to connect up to fifteen separate processor boards into the computer system 10.
  • the host structure 30 also includes a modified VME bus 32 which interconnects the data processing units 20, 22, 24 and 1/0 boards 25 and 27 and connects the host computer 12 to the data processing units 20, 22, 24.
  • the VME bus is modified to include a number of lines for the control of data transfers between processors and I/O boards.
  • the data processing computers 20, 22 and 24 and the system computer 12 are interfaced to the VME bus by a digital logic system for coordinating and controlling interprocessor communications over the bus 32 having components 34 associated with each processor unit.
  • the data processing units 20, 22 and 24 are all controlled by a DFL ("Data Flow Logic") operating system program which is downloaded from the host computer 12.
  • the host computer 12 contains a DFL compiler program and a DFL operating system program.
  • the DFL compiler program allows the user to compose applications programs and define connectivity between these programs prior to their being loaded into the data processing units 20, 22 and 24.
  • the DFL operating system program provides a mechanism for actuating communications between the units 20, 22 and 24 and for implementing data flow into and out from the units 20, 22 and 24 in accordance with the applications programs and their connectivity as supplied by the user.
  • Most data processing jobs involve a number of computional routines of varying complexity which may be expressed in computer code as program modules and which may be linked together to form a program for accomplishing the processing job.
  • FIGURE 2a a flowchart is shown for such a program with nine serially connected routines, such as compute X or format Y, in the form of a program structured for execution by a digital computer having, one processor.
  • routines would all run on the computer in sequential fashion.
  • the computional routines which make up a processing job may be linked together differently.
  • routines are not required to be serially connected and may in fact be performed in parallel since the routines are not dependent on each other for the supply of required input.
  • the tasks and arcs may form a complicated structure with serial and parallel dimensions.
  • FIGURE 2b a flowchart of the same program illustrated in 2a is shown in which the program is expressed in terms of tasks and arcs. It may be observed that two sets of steps may be executed in parallel.
  • the DFL operating system allows processing jobs to be expressed in separate program modules for accomplishing separate tasks and for the necessary data flows between these tasks to be expressed as arcs.
  • the DFL operating system then provides a mechanism for the required flows of data along arcs between the program modules whether or not these modules happen to be on the same data processing unit.
  • the DFL operating system operates in accordance with a protocol for communication of data in separate pieces or "packets" as required for efficient communication between program modules.
  • the DFL operating system comprises a set of communication rules, a communication protocol, a management program and a set of system "calls" for communication between the program modules and associated routines for execution in response to the " system calls.
  • the communication rules comprise two lookup tables containing static reference information.
  • the first lookup table comprises information about the tasks including a listing of the tasks by name and number, their priorities, the starting address of their code in memory and their stack size.
  • the second lookup table comprises information about the arcs including a listing of the arcs by number, their source and destination, their size and whether they are internal or external to the processor unit to which they are assigned.
  • the communications protocol is a uniform structure for the data packets. In accordance with this structure the first four bytes in each data packet indicate its source task (application modules), the next four indicate its destination task, the next two indicate the length of the packet and the bytes following thereafter contain the actual data.
  • the management program is a- group of instructions which keeps track of the status of each task (application module) on each processor unit and directs the processor to execute the appropriate tasks at appropriate times.
  • the tasks are listed as either ready to run, blocked or running. Tasks which are blocked need further data. Tasks which are ready are simply waiting for the required computer time to be executed. Tasks which are running are in the process of being executed.
  • the management program lists the tasks in the ready category ti ewise by when they become ready and directs the processor to execute them in that order. Whenever specific operating system routines are completed the processor shifts to execute the management program which directs it to execute the next appropriate program.
  • the system calls comprise a language for interfacing between the program modules.and the operating system.
  • the system calls and their functions are shown in Table I.
  • Send (arcp, ptr, n) directs execution of the
  • Receive (arcp, ptr, maxn) directs the execution "arcp" - arcpointer - of the operating system (name) input routine for
  • the computing system 10 also includes a DFL compiler program for "configuring" the DFL operating system by providing a medium for the user to supply the applications programs and by formulating the lookup tables of the communications rules in response to input form the user.
  • the DFL compiler is resident within the RAM memory for the host computer 12 where it can be conveniently called up by the user when the system is being initially set up.
  • the user furnishes the information for the lookup tables in the form of a set of standardized instructions defining the program name and its input and output characteristics (input/output data types and the program's "connectivity") which are included at the start of each application program module.
  • the formats for these instructions are illustrated in Table II below for the programs “genl” and “Copy”.
  • FIGURES 3 and 4 simplified flowcharts for the operating system routines which the 'processor is directed to execute in response to the Send and Receive system calls are shown.
  • the flow charts are intended to illustrate the interaction between the operating system routines and various hardware components to be described later which are a part of the means for implementing data transfers over the system bus.
  • FIGURE 3 shows the operating system Send routine.
  • step 150 determines that an interprocessor transfer is necessary in step 150 then a series are steps 152, 154, and 156 are undertaken whereby various chips are selected and initialization signals containing information required for data transfer operations are sent to those chips. When these signals are supplied, data transfer operations are initiated over the system bus.
  • FIGURE 4 shows the operating system Receive routine. If the operating system determines in steps 160 and 162 that an interprocessor transfer is underway then a series of steps 164 and 166 are undertaken whereby various chips are selected and initialization signals containing information required for data transfer operations are sent to those chips. However, these signals only prepare a processor unit to receive a data transfer when contacted by a processor unit with data ready to be transmitted.
  • FIGURE 6 a simplified block diagram of the hardware system architecture for data transfers is illustrated.
  • the processor units 50, 52 and 54 and the 1/0 units 56 and 58 are interconnected by a system bus 60.
  • the processor 50 is shown in somewhat greater detail as a representative processor unit and includes bus address assignmemt logic 62, bus arbitration logic 64, data transmission logic 66, data buffer 68, microprocessor 70, RAM memory 72 and local bus 74. These components are implemented in hardware by via conventional registers, computers, buffers, logic circuits and other medium and small scale intergrated devices.
  • the I/O unit 56 is also shown in greater detail as a representative unit including bus address assignment logic 76 and I/O interface logic 78 (although we are primarily concerned with transfers between processing units) .
  • the bus address assignment logic 62 (and assignment logic 76) operates to determine a unique address ior each of the processor units (and I/O units).
  • the assignment logic on each processor unit is connected in series with the assignment logic components for the processors on each adjacent side of the unit. When the power is first applied the address is determined by receiving and passing along a signal level on a special service line on the system bus in a daisy-chain manner.
  • the data transfer arbitration logic 64 functions to acquire access to and mastery of the system bus 60 on behalf of the data transmission logic 66 and the processor unit 50.
  • the arbitration logic 64 is connected in series with the arbitration logic components for the processors on each adjacent side of the unit over special service lines to form a ring token network.
  • a signal level in rapidly and continuously passed around the network from one processor unit to another. However, when the signal level reaches a processor unit which requires access to the system bus the signal level is retained and exclusive control over the system bus is assumed by the data transmission logic 66.
  • the data buffer 68 functions to enable a communications pathway from the system bus 60 to the local bus 74 in response to signals from the data transmission logic 66.
  • the RAM memory 72 stores data and programs for use and execution in conventional fashion by the microprocessor 70.
  • the data transmission logic 66 functions to implement and control data transfers between processors in cooperation with the applications and operating system programs stored in the RAM memory 72 as will be further explained hereinafter.
  • Application program modules are executed by the microprocessor 70 in the conventional manner except at point when data is required as input or data is ready for output.
  • the applications programs include system call instructions which direct the micro- processor 70 to execute operating system routines for data input and output between application modules (tasks) in accordance with the connectivity between these modules (the arcs) specified in the operating system.
  • the steps in the operating system routines are as illustrated in FIGURES 3 and 4 and previously described.
  • the routine executed in response to a Send call when a interprocessor transfer is indicated supplies the initialization signals for the data transmission logic.
  • These signals represent chip selection instructions, the starting address for the actual data in the RAM memory 72, the destination address for the processor to which the data is to be sent, the number of elements of data to be sent and a request to send data. These signals are enabled onto the local bus 74 where they may be latched into the appropriate chips and registers within the data transmission logic in accordance with the chip select instructions.
  • FIGURES 5 and 6 the sender logic and the receiver logic are illustrated in greater .detail showing the basic functional components within the data transmission logic 66 and the connections between functional components which may represent one or more actual chips and that certain chips may incorporate more than one function.
  • the sender logic includes a chip select logic 100 which in response to instruction signals from the operating system generates signals to selectively activate other chips containing memory functions within the system.
  • the chip select logic 100 actuates the send flag register 102, the data address register and counter 104, the count register and send done logic 106, and the destination address register 108.
  • the data address register and counter 104 receives the more significant part (eight bits) of starting address or page address in the RAM memory of the sending processor oi the data to be transferred.
  • the counter increments this address in coordination with signals from the sequence controller 108 in order to generate a full address including the less significant part of the address.
  • the resulting sequential addresses are provided to the address buffer 110 where they are enabled onto the local bus 74a in coordination with signals from the sequence controller 108 and are provided over the system bus 60 to an address buffer for the receiver logic on the destination processor.
  • the receiver logic on the destination processor responds on a different special line on the system bus 60 with an acknowledgment signal if it is available and prepared to receive a data packet.
  • the poll logic 116 receives this acknowledgment signal it in turn provides a signal to the sequence controller 108 and the local bus control logic 118.
  • the local bus control logic 118 interrupts the operations of the processor so that the data transfer can take place over the local bus 74a, and the sequence controller 108 provides control and timing signals to the RAM memory for the sending processor, to the counter in the data address register and counter 104, to the address buffer 110, to the data suffer 120 and the over a special service line on the system bus 60 to the sequence controller for the receiver logic.
  • the sequence controller 108 provides the required signals to coordinate the operations of the sender logic during data transfers so that the RAM memory addresses are enabled onto the local bus 74 and the data enabled onto the system bus 60 in proper sequence.
  • the receiver logic includes many components having parallel or complimentary functions with similar components of the sender logic and which are frequently implemented on the same chips.
  • the receiver logic includes chip select logic 130 (on the same chip as logic 100) which in response to instruction signals from the operating system genrates signals to selectively activate other chips containing memory functions.
  • the chip select logic 130 activates the receiver available register 132, and the data address register 134.
  • the data address register 134 receives the more significant part of the starting address or page address in RAM memory for the receiving processor of the memory locations allocated for the data to be received. This memory address is then supplied to the address buffer 136 during data transfer operations where it is combined with a series of progressively incremented partial addresses (less significant parts) provided over the system bus 60 from the counter (of the data address register and counter 104) of the sender logic for the sending processor.
  • the receiver available register 132 receives an available flag signal from the operating system which sets an available flag in the register.
  • the available flag indicates by its signal level to the poll logic 138 that the processor associated with the transmission logic is available to receive a data transfer.
  • the register and destination comparator 140 receives destination address signals from other processors over special control lines reserved for this purpose on the system bus 60. These signals are compared to the address of the processor with which the receiving logic is associated as provided by the address assignment logic 146 and stored in a register for the device 140.
  • the register and destination comparator 140 supplies a signal to the local bus control logic 142.
  • the local bus control logic 142 then interrupts the processor's operations so that a data transfer can take place and provides a signal level indicative of this interruption to the poll logic 138.
  • the poll logic 138 is in receipt of signals from both the receiver available register 132 and the local bus control logic 142 it acknowledges the receiving processors availability to receive data to the sending processor by placing a signal level on a special service line on the system bus which connects with the poll logic on the sending processor.
  • the sequence controller 144 is then actuated by signals which are received over other service liens on the system bus from the sequence controller on the sending processor.
  • the sequence controller 144 supplies the signals to coordinate to operations of the receiver logic during data transfers so that the RAM memory addresses are enabled onto the local bus 74b and the .data enabled onto the system bus 60 by the data buffer 148 in proper sequence.
  • the receiver done logic 152 detects the change in signal levels in the system bus arbitration logic 150. The receiver done logic 152 then provides a signal to the receiving processor for it to resume normal operations.

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Mathematical Physics (AREA)
  • Software Systems (AREA)
  • General Physics & Mathematics (AREA)
  • Multi Processors (AREA)

Abstract

Un système informatique à processeurs multiples comprend une pluralité de cartes de sortie avec un ou plusieurs micro-ordinateurs (20, 22, 24) contenus tous sur des cartes à circuits imprimés interconnectées de manière appropriée par un bus du système (32). Un ordinateur central (12) utilisant un programme interactif d'opération logique du courant de données applique des programmes d'applications appropriés, parfois adaptés à l'usager, afin de définir les connexions nécessaires entre les diverses cartes à circuits imprimés et d'établir un courant de données entre celles-ci en conformité avec les programmes d'applications. La synchronisation des diverses tâches ou programmes informatiques est automatiquement déterminée par la longueur du paquet de données lorsque celui-ci est transféré en conformité avec les programmes d'applications, de sorte que les différentes tâches peuvent être exécutées sériellement, en parallèle ou sériellement/parallèlement, selon les besoins, afin d'établir efficacement des communications entre les cartes à circuits imprimés et entre les parties spécifiques contenues sur celles-ci qui exécutent les tâches informatiques.
PCT/US1988/001236 1987-04-10 1988-04-08 Systeme de transfert de donnees pour systemes informatiques a processeurs multiples WO1988008162A1 (fr)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US3661387A 1987-04-10 1987-04-10
US036,613 1987-04-10

Publications (1)

Publication Number Publication Date
WO1988008162A1 true WO1988008162A1 (fr) 1988-10-20

Family

ID=21889605

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US1988/001236 WO1988008162A1 (fr) 1987-04-10 1988-04-08 Systeme de transfert de donnees pour systemes informatiques a processeurs multiples

Country Status (2)

Country Link
IL (1) IL86019A0 (fr)
WO (1) WO1988008162A1 (fr)

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0545261A1 (fr) * 1991-12-02 1993-06-09 Eastman Kodak Company Procédé et appareil pour la distribution de tâches d'impression parmi un réseau de processeurs d'images ou de machines à imprimer
WO2002067117A1 (fr) * 2001-02-16 2002-08-29 Telefonaktiebolaget L M Ericsson (Publ) Procede et appareil de traitement de donnees dans un environnement multi-processeur
GB2389932A (en) * 2002-03-20 2003-12-24 Nec Corp Parallel processing arrangement with single processor operating system
CN1323364C (zh) * 2003-03-31 2007-06-27 日本电气株式会社 利用单处理器操作系统的并行处理系统及并行处理方法

Citations (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3735365A (en) * 1970-09-25 1973-05-22 Hitachi Ltd Data exchange system
US4320467A (en) * 1980-02-25 1982-03-16 Raytheon Company Method and apparatus of bus arbitration using comparison of composite signals with device signals to determine device priority
US4363093A (en) * 1980-03-10 1982-12-07 International Business Machines Corporation Processor intercommunication system
US4363094A (en) * 1977-12-29 1982-12-07 M/A-COM DDC, Inc. Communications processor
US4375639A (en) * 1981-01-12 1983-03-01 Harris Corporation Synchronous bus arbiter
US4387425A (en) * 1980-05-19 1983-06-07 Data General Corporation Masterless and contentionless computer network
US4404628A (en) * 1979-12-03 1983-09-13 Honeywell Information Systems Inc. Multiprocessor system
US4470114A (en) * 1982-03-01 1984-09-04 Burroughs Corporation High speed interconnection network for a cluster of processors
US4543626A (en) * 1982-12-06 1985-09-24 Digital Equipment Corporation Apparatus and method for controlling digital data processing system employing multiple processors
US4601586A (en) * 1984-02-10 1986-07-22 Prime Computer, Inc. Solicited message packet transfer system
US4744023A (en) * 1985-12-16 1988-05-10 American Telephone And Telegraph Company, At&T Information Systems Processor access control arrangement in a multiprocessor system

Patent Citations (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3735365A (en) * 1970-09-25 1973-05-22 Hitachi Ltd Data exchange system
US4363094A (en) * 1977-12-29 1982-12-07 M/A-COM DDC, Inc. Communications processor
US4404628A (en) * 1979-12-03 1983-09-13 Honeywell Information Systems Inc. Multiprocessor system
US4320467A (en) * 1980-02-25 1982-03-16 Raytheon Company Method and apparatus of bus arbitration using comparison of composite signals with device signals to determine device priority
US4363093A (en) * 1980-03-10 1982-12-07 International Business Machines Corporation Processor intercommunication system
US4387425A (en) * 1980-05-19 1983-06-07 Data General Corporation Masterless and contentionless computer network
US4375639A (en) * 1981-01-12 1983-03-01 Harris Corporation Synchronous bus arbiter
US4470114A (en) * 1982-03-01 1984-09-04 Burroughs Corporation High speed interconnection network for a cluster of processors
US4543626A (en) * 1982-12-06 1985-09-24 Digital Equipment Corporation Apparatus and method for controlling digital data processing system employing multiple processors
US4601586A (en) * 1984-02-10 1986-07-22 Prime Computer, Inc. Solicited message packet transfer system
US4744023A (en) * 1985-12-16 1988-05-10 American Telephone And Telegraph Company, At&T Information Systems Processor access control arrangement in a multiprocessor system

Cited By (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0545261A1 (fr) * 1991-12-02 1993-06-09 Eastman Kodak Company Procédé et appareil pour la distribution de tâches d'impression parmi un réseau de processeurs d'images ou de machines à imprimer
WO2002067117A1 (fr) * 2001-02-16 2002-08-29 Telefonaktiebolaget L M Ericsson (Publ) Procede et appareil de traitement de donnees dans un environnement multi-processeur
US6848103B2 (en) * 2001-02-16 2005-01-25 Telefonaktiebolaget Lm Ericsson Method and apparatus for processing data in a multi-processor environment
GB2389932A (en) * 2002-03-20 2003-12-24 Nec Corp Parallel processing arrangement with single processor operating system
GB2389932B (en) * 2002-03-20 2006-10-11 Nippon Electric Co Parallel processing system
US7418703B2 (en) 2002-03-20 2008-08-26 Nec Corporation Parallel processing system by OS for single processor
CN1323364C (zh) * 2003-03-31 2007-06-27 日本电气株式会社 利用单处理器操作系统的并行处理系统及并行处理方法

Also Published As

Publication number Publication date
IL86019A0 (en) 1988-09-30

Similar Documents

Publication Publication Date Title
US4420806A (en) Interrupt coupling and monitoring system
US5179707A (en) Interrupt processing allocation in a multiprocessor system
US4720784A (en) Multicomputer network
US4722048A (en) Microcomputer system with independent operating systems
EP0827085B1 (fr) Procédé et dispositif pour la répartition des interruptions dans un système à multiprocesseur symétrique échelonnable sans changer la largeur de bus ou le protocole de bus
US5944809A (en) Method and apparatus for distributing interrupts in a symmetric multiprocessor system
JPS60160463A (ja) プロセツサシステム
JPH01200467A (ja) 複数の中央処理装置間が対等の関係を有するデータ処理システム用の装置および方法
US6567837B1 (en) Object oriented processor arrays
JPH056223B2 (fr)
AU603876B2 (en) Multiple i/o bus virtual broadcast of programmed i/o instructions
US6052729A (en) Event-reaction communication protocol in an object oriented processor array
US5524211A (en) System for employing select, pause, and identification registers to control communication among plural processors
US5590338A (en) Combined multiprocessor interrupt controller and interprocessor communication mechanism
WO1988008162A1 (fr) Systeme de transfert de donnees pour systemes informatiques a processeurs multiples
JPH11175485A (ja) 分散システムおよび並列演算制御方法
Männer et al. The Heidelberg POLYP—A flexible and fault-tolerant poly-processor
Ahuja et al. A multi-microprocessor architecture with hardware support for communication and scheduling
JPS63268035A (ja) ロ−カル端末シミユレ−タによるリモ−ト端末制御方式
KR0171769B1 (ko) 고속 중형컴퓨터에 있어서 isdn보드의 데이터 전달방법
Gibson et al. Technical overview of the Renaissance Octobus system
Di Manzo et al. MODIAC—A modular integrated microprocessor system for industrial automation and process control
WO1984004190A1 (fr) Systeme d'ordinateur a processeur multiple
KR0171770B1 (ko) 고속 중형컴퓨터에 있어서 터미날 제어기의 디바이스 드라이버
Briegel Multi-processor network implementations in Multibus II and VME

Legal Events

Date Code Title Description
AL Designated countries for regional patents

Kind code of ref document: A1

Designated state(s): DE FR GB IT