WO1988007242A3 - Modificateur de calcul arithmetique se fondant sur des operations dependantes de donnees - Google Patents
Modificateur de calcul arithmetique se fondant sur des operations dependantes de donnees Download PDFInfo
- Publication number
- WO1988007242A3 WO1988007242A3 PCT/US1988/000670 US8800670W WO8807242A3 WO 1988007242 A3 WO1988007242 A3 WO 1988007242A3 US 8800670 W US8800670 W US 8800670W WO 8807242 A3 WO8807242 A3 WO 8807242A3
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- status
- conditions
- arithmetic units
- shift register
- bits
- Prior art date
Links
- 230000001419 dependent effect Effects 0.000 title abstract 3
- 239000003607 modifier Substances 0.000 title 1
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
- G06F9/3885—Concurrent instruction execution, e.g. pipeline or look ahead using a plurality of independent parallel functional units
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F15/00—Digital computers in general; Data processing equipment in general
- G06F15/76—Architectures of general purpose stored program computers
- G06F15/80—Architectures of general purpose stored program computers comprising an array of processing units with common control, e.g. single instruction multiple data processors
- G06F15/8007—Architectures of general purpose stored program computers comprising an array of processing units with common control, e.g. single instruction multiple data processors single instruction multiple data [SIMD] multiprocessors
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/22—Microcontrol or microprogram arrangements
- G06F9/26—Address formation of the next micro-instruction ; Microprogram storage or retrieval arrangements
- G06F9/262—Arrangements for next microinstruction selection
- G06F9/264—Microinstruction selection based on results of processing
- G06F9/265—Microinstruction selection based on results of processing by address selection on input of storage
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
- G06F9/3836—Instruction issuing, e.g. dynamic instruction scheduling or out of order instruction execution
- G06F9/3842—Speculative instruction execution
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
- G06F9/3885—Concurrent instruction execution, e.g. pipeline or look ahead using a plurality of independent parallel functional units
- G06F9/3887—Concurrent instruction execution, e.g. pipeline or look ahead using a plurality of independent parallel functional units controlled by a single instruction for multiple data lanes [SIMD]
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Software Systems (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Computing Systems (AREA)
- Advance Control (AREA)
- Multi Processors (AREA)
- Complex Calculations (AREA)
Abstract
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US026,913 | 1987-03-17 | ||
US07/026,913 US4792894A (en) | 1987-03-17 | 1987-03-17 | Arithmetic computation modifier based upon data dependent operations for SIMD architectures |
Publications (2)
Publication Number | Publication Date |
---|---|
WO1988007242A2 WO1988007242A2 (fr) | 1988-09-22 |
WO1988007242A3 true WO1988007242A3 (fr) | 1988-10-20 |
Family
ID=21834512
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/US1988/000670 WO1988007242A2 (fr) | 1987-03-17 | 1988-03-07 | Modificateur de calcul arithmetique se fondant sur des operations dependantes de donnees |
Country Status (2)
Country | Link |
---|---|
US (1) | US4792894A (fr) |
WO (1) | WO1988007242A2 (fr) |
Families Citing this family (15)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5212777A (en) * | 1989-11-17 | 1993-05-18 | Texas Instruments Incorporated | Multi-processor reconfigurable in single instruction multiple data (SIMD) and multiple instruction multiple data (MIMD) modes and method of operation |
US5471593A (en) * | 1989-12-11 | 1995-11-28 | Branigin; Michael H. | Computer processor with an efficient means of executing many instructions simultaneously |
EP0485594A4 (en) * | 1990-05-30 | 1995-02-01 | Adaptive Solutions Inc | Mechanism providing concurrent computational/communications in simd architecture |
US5175858A (en) * | 1991-03-04 | 1992-12-29 | Adaptive Solutions, Inc. | Mechanism providing concurrent computational/communications in SIMD architecture |
JPH07500437A (ja) * | 1991-10-24 | 1995-01-12 | インテル コーポレイシヨン | データ処理システム |
US5361370A (en) * | 1991-10-24 | 1994-11-01 | Intel Corporation | Single-instruction multiple-data processor having dual-ported local memory architecture for simultaneous data transmission on local memory ports and global port |
US5440702A (en) * | 1992-10-16 | 1995-08-08 | Delco Electronics Corporation | Data processing system with condition code architecture for executing single instruction range checking and limiting operations |
US5322108A (en) * | 1993-10-04 | 1994-06-21 | Hoffman Robert E | Two section slat for roll-type shutters |
DE19532527C2 (de) * | 1995-09-02 | 2000-06-15 | Winfried Gehrke | Verfahren zur dynamischen assoziativen Steuerung von Parallelprozessoren |
GB2352536A (en) | 1999-07-21 | 2001-01-31 | Element 14 Ltd | Conditional instruction execution |
US6842811B2 (en) * | 2000-02-24 | 2005-01-11 | Pts Corporation | Methods and apparatus for scalable array processor interrupt detection and response |
HUP0102356A2 (hu) * | 2001-06-06 | 2003-02-28 | Afca-System Kft. | Eljárás és kapcsolási elrendezés előnyösen ciklikusan ismétlődő adatfeldolgozási feladatok párhuzamos üzemű végrehajtására, továbbá az eljárás végrehajtásához szükséges műveleti kódok előállítására és szimulálására szolgáló programrendszer |
US7127593B2 (en) * | 2001-06-11 | 2006-10-24 | Broadcom Corporation | Conditional execution with multiple destination stores |
US7802076B2 (en) * | 2004-06-24 | 2010-09-21 | Intel Corporation | Method and apparatus to vectorize multiple input instructions |
US7725691B2 (en) * | 2005-01-28 | 2010-05-25 | Analog Devices, Inc. | Method and apparatus for accelerating processing of a non-sequential instruction stream on a processor with multiple compute units |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
GB1036644A (en) * | 1964-05-14 | 1966-07-20 | Ibm | Improvements in or relating to data processing machines |
EP0121763A2 (fr) * | 1983-03-08 | 1984-10-17 | Alcatel N.V. | Processeur associatif en réseau |
US4521858A (en) * | 1980-05-20 | 1985-06-04 | Technology Marketing, Inc. | Flexible addressing and sequencing system for operand memory and control store using dedicated micro-address registers loaded solely from alu |
US4574348A (en) * | 1983-06-01 | 1986-03-04 | The Boeing Company | High speed digital signal processor architecture |
Family Cites Families (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4101960A (en) * | 1977-03-29 | 1978-07-18 | Burroughs Corporation | Scientific processor |
US4380046A (en) * | 1979-05-21 | 1983-04-12 | Nasa | Massively parallel processor computer |
US4287566A (en) * | 1979-09-28 | 1981-09-01 | Culler-Harrison Inc. | Array processor with parallel operations per instruction |
US4539635A (en) * | 1980-02-11 | 1985-09-03 | At&T Bell Laboratories | Pipelined digital processor arranged for conditional operation |
US4435758A (en) * | 1980-03-10 | 1984-03-06 | International Business Machines Corporation | Method for conditional branch execution in SIMD vector processors |
JPS57155666A (en) * | 1981-03-20 | 1982-09-25 | Fujitsu Ltd | Instruction controlling system of vector processor |
-
1987
- 1987-03-17 US US07/026,913 patent/US4792894A/en not_active Expired - Lifetime
-
1988
- 1988-03-07 WO PCT/US1988/000670 patent/WO1988007242A2/fr not_active Application Discontinuation
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
GB1036644A (en) * | 1964-05-14 | 1966-07-20 | Ibm | Improvements in or relating to data processing machines |
US4521858A (en) * | 1980-05-20 | 1985-06-04 | Technology Marketing, Inc. | Flexible addressing and sequencing system for operand memory and control store using dedicated micro-address registers loaded solely from alu |
EP0121763A2 (fr) * | 1983-03-08 | 1984-10-17 | Alcatel N.V. | Processeur associatif en réseau |
US4574348A (en) * | 1983-06-01 | 1986-03-04 | The Boeing Company | High speed digital signal processor architecture |
Non-Patent Citations (4)
Title |
---|
6th Annual International Phoenix Conference on Computers and Communications, Conference Proceedings, 25-27 February 1987, Scottsdale, Arizona, IEEE, (New York, US), K.E. Batcher: "The MPP in the future", pages 60-62 * |
Association for Computing Machinery, Proceedings of 1971 Annual Conference, 3-5 August 1971, Chicago, Illinois (New York, US), pages 508-519 * |
COMPCON 80, 20th IEEE Computer Society International Conference, 25-28 February 1980, San Francisco, CA., IEEE, (New York, US), H. Horikoshi et al.: "An example of LSI-oriented logic implementation in a large-scale computer, the HITAC M-200H", pages 62-65 * |
Electronics, volume 52, no. 18, August 1979, R.W. Blasco: "V-MOS chip joins microprocessor to handle signals in real time", pages 131-138 * |
Also Published As
Publication number | Publication date |
---|---|
US4792894A (en) | 1988-12-20 |
WO1988007242A2 (fr) | 1988-09-22 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
WO1988007242A3 (fr) | Modificateur de calcul arithmetique se fondant sur des operations dependantes de donnees | |
US3993891A (en) | High speed parallel digital adder employing conditional and look-ahead approaches | |
US6009451A (en) | Method for generating barrel shifter result flags directly from input data | |
EP0424618A2 (fr) | Système d'entrée et de sortie | |
US4037213A (en) | Data processor using a four section instruction format for control of multi-operation functions by a single instruction | |
US4466077A (en) | Method and apparatus for division employing associative memory | |
EP0924601A3 (fr) | Traitement de données en parallèle dans un processeur unique | |
GB2352065A (en) | A memory access system | |
US4413326A (en) | Floating point division control | |
JPH0228764A (ja) | 記憶アクセス制御装置 | |
EP0540175A2 (fr) | Appareil de traitement de signaux numériques | |
EP0217479A2 (fr) | Unité de traitement d'information | |
EP0473805A1 (fr) | Système ordinateur avec une performance améliorée | |
TW374885B (en) | The arithmetic unit | |
MY135903A (en) | Result partitioning within simd data processing systems | |
KR920002573B1 (ko) | 데이타 처리기 | |
SU1141401A1 (ru) | Устройство дл вычислени разности двух чисел | |
JPH0778780B2 (ja) | バス幅制御装置 | |
JP3055558B2 (ja) | nビット演算装置 | |
US6643677B2 (en) | Digital arithmetic integrated circuit | |
JPH0553920A (ja) | 構造化アドレス生成装置 | |
ES8401272A1 (es) | "un registro de procesamiento para sistemas de procesamiento de una senal digital". | |
JPH044612B2 (fr) | ||
SU894715A1 (ru) | Микропроцессор | |
US6070180A (en) | Digital arithmetic integrated circuit |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AK | Designated states |
Kind code of ref document: A2 Designated state(s): JP |
|
AL | Designated countries for regional patents |
Kind code of ref document: A2 Designated state(s): AT BE CH DE FR GB IT LU NL SE |
|
WWE | Wipo information: entry into national phase |
Ref document number: 1988904730 Country of ref document: EP |
|
AK | Designated states |
Kind code of ref document: A3 Designated state(s): JP |
|
AL | Designated countries for regional patents |
Kind code of ref document: A3 Designated state(s): AT BE CH DE FR GB IT LU NL SE |
|
WWW | Wipo information: withdrawn in national office |
Ref document number: 1988904730 Country of ref document: EP |