WO1987005153A1 - Lead frame having non-conductive tie-bar for use in integrated circuit packages - Google Patents

Lead frame having non-conductive tie-bar for use in integrated circuit packages Download PDF

Info

Publication number
WO1987005153A1
WO1987005153A1 PCT/US1987/000327 US8700327W WO8705153A1 WO 1987005153 A1 WO1987005153 A1 WO 1987005153A1 US 8700327 W US8700327 W US 8700327W WO 8705153 A1 WO8705153 A1 WO 8705153A1
Authority
WO
WIPO (PCT)
Prior art keywords
tie
bar
lead frame
metallized
leads
Prior art date
Application number
PCT/US1987/000327
Other languages
French (fr)
Inventor
Jeremy D. Scherer
Original Assignee
Aegis, Inc.
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Aegis, Inc. filed Critical Aegis, Inc.
Publication of WO1987005153A1 publication Critical patent/WO1987005153A1/en

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/48—Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups H01L21/06 - H01L21/326
    • H01L21/4814—Conductive parts
    • H01L21/4821—Flat leads, e.g. lead frames with or without insulating supports
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495—Lead-frames or other flat leads
    • H01L23/49541—Geometry of the lead-frame
    • H01L23/49558—Insulating layers on lead frames, e.g. bridging members
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495—Lead-frames or other flat leads
    • H01L23/49579—Lead-frames or other flat leads characterised by the materials of the lead frames or layers thereon
    • H01L23/49582—Metallic layers on lead frames
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00

Definitions

  • the present invention relates to lead frames typically used with packaged integrated circuits, and more particularly to the tie-bar portion of the lead frames wherein the tie-bar includes a non- conductive portion for use in the production and/or testing of microcircuits.
  • integrated circuits and microcircuits such as transistor-transistor logic (TTL), emitter-coupled logic (ECL), hybrid circuits, and the like, are hermetically sealed either in flat packages, such as T- or W-type, or in dual-in-line packages, such as ceramic or plastic. See e ⁇ g., Texas Instruments, Inc., The TTL Data Book For Design Engineers S 4 (2d ed. 1981).
  • metallized leads are integrated into the package to provide an electrically conductive path to the circuit.
  • FIG. 1 a typical metallized lead frame 10 for use in an integrated circuit package is shown, wherein leads 11 are attached to tie-bar 12.
  • the tie-bar typi ⁇ cally has at least one hole 13, allowing the lead frame to be secured while leads 11 are attached to a package body.
  • a typical metal integrated circuit package is shown with dual lead frames 21a and 21b extending through two opposite sides of package body 22.
  • a typical ceramic microcircuit package is shown with dual lead frames 31a and 31b attached to package body 32.
  • the package leads are typically made of KOVAR ® (military specification F-15), 42 alloy, or other similar materials.
  • the tips of the leads of the lead frame used in a metal integrated circuit package serve as the bonding pads on the interior of the package.
  • the tips of the leads are attached to a metallized path which extends from the package interior to its exterior.
  • the metal portions of the package are typically plated to protect against corrosion.
  • the lead frames are plated with an easily weldable, solderable, or bondable material, such as gold or silver, for aiding in attachment to the pads and soldering or welding to the leads.
  • the platings are most typically applied electrically. To allow all leads on the tie-bar to be electroplated at the same time, the tie-bar remains attached to the adjoining leads, thereby providing electrical contact to all respective leads.
  • the microcircuit After electroplating the leads, the microcircuit is inserted and wire bound to the package's bonding pads. Typically, tests are conducted on the microcircuit, especially when a new design is being developed. To test the circuit, the electrically-conductive tie-bar must be removed. During the manufacture of a new microcircuit design, such as a hybrid microcircuit, the device is often tested repeatedly, with repairs and/or modifications made while testing and trouble ⁇ shooting. Tests are performed typically after every phase of com ⁇ pletion. For example, conductivity testing is done during the assembly, and dynamic testing is done at the completion of the integrated cir ⁇ cuit. The leads on these microcircuit packages are typically 0.010 inches thick and 0.015 inches wide. Accordingly, they are highly fragile and bend easily.
  • an object of the present invention is to provide a tie-bar arrangement for a lead frame which solves the problem of leads breaking off of the microcircuit package either during the manufacturing of or during the testing and/or troubleshooting of the integrated circuit.
  • Another object of the present invention is to provide a tie-bar arrangement for a lead frame, wherein the tie-bar arrangement includes both an electrically conductive and an electrically non-conductive portion with respect to all attached leads, and further, wherein the tie-bar portions are severable, thereby electrically isolating the leads on the lead frame from one another.
  • the present invention is directed to solve the problems of the prior art by a lead frame having both electrically conductive and electrically non-conductive tie-bar portions.
  • the electrically conductive tie-bar portion allows the attached leads to be simultaneously elec ⁇ troplated, yet is removable from the lead frame, leaving the electrically non-conductive tie-bar portion which provides support for the leads.
  • Figure 1 is a typical metallized lead frame.
  • Figure 2 is a typical metal microcircuit package with dual metallized lead frames.
  • Figure 3 is a typical ceramic microcircuit package with dual metallized lead frames.
  • Figure 4 is an isometric view of the tie-bar arrangement of the present invention.
  • Figure 5 shows the bonding of the metallized lead frame of Figure 1 to the tie-bar arrangement of Figure 4.
  • Figure 6 shown an optional metallized pin attached to the lead frame's electrically non-conductive portion of the tie-bar.
  • Tie-bar arrangement 40 includes solid base 41, to which metallized lead segments 42 and connective strip 43 are adhered.
  • the spacing and widths of segments 42 are preferrably identical to the spacing and widths of leads 11 of Figure 1.
  • Solid base 41 also includes notch 44, for easily separating connective strip 43 from metallized segments 42.
  • solid base 41 comprises a ceramic material.
  • a ceramic material it is preferable to use an alumina (AI2O3) compound, and more preferable to use an alumina compound having at least 92% alumina. This material is preferred because it is both inexpensive and its coefficient of thermal expansion is very close to that of KOVAR ® , the typical package material. In applications where KOVAR ® is not the package material, it follows that the ceramic material should be chosen on the basis of matching the thermal expansion coefficients.
  • Metallized segments 42 and connective strip 43 can be any metal compound, such as moly-magenese or tungsten.
  • the metallized segments and connective strip are tungsten, which is co-fired to the ceramic base for adhesion thereto.
  • electroplated material not shown
  • nickel is preferred because it is inexpensive and takes a braze easily.
  • the above materials are chosen to withstand the temperatures of the package manufacturing process, including any subsequent heating procedures to detect defective packages and/or circuits ("burn in") for the tie-bar arrangement of Figure 4, which will be used in conjunction w i th th e m e tallized lead frame of F igure 1 throughout the manufacturing process.
  • Other materials can be used for the base, metallized segments, and elec ⁇ troplating layer.
  • the tie-bar arrangement of Figure 4 is used with the metallized leads of the lead frame of Figure 1 to produce a lead frame having a tie-bar arrangement that is initially electrically conductive with respect to the attached leads, allowing the leads to be simultaneously elec ⁇ troplated, and subsequently electrically non-conductive, allowing a microcircuit attached to the leads to be tested.
  • the solid base underlying the non-conductive portion of the tie-bar arrangement pro ⁇ vides a support structure for the leads, substantially decreasing the probability of a lead bending and/or breaking during the manufacturing and/or testing of the intergrated circuit package.
  • braze 51 is applied to the extreme ends of metallized segments 42, and lead frame 10 is laid on top of the extreme ends over the braze. The structure is heated, causing the braze to flow and wet both adjoining surfaces, thereby bonding them upon sufficient cooling of the braze.
  • braze 51 is copper, although other materials, well known to those in the art, can be used. Copper is preferred because it has a melting point higher than that of the glass composition used with typical microcircuit packages.
  • the lead frame's tie-bar 12 is removed from leads 11, producing a lead frame having leads and a tie-bar arrangement that is initially electrically conductive, but can subsequently be electrically non- conductive by removing the connective strip, as discussed in detail below.
  • the lead frame can then be used in the manufacture of an integrated circuit package, a technique well known to those skilled in the art. Once so used, the leads can be easily electroplated, because the leads are electrically connected to each other by connective strip 43. The microcircuit can then be wire-bound to the pads of the leads, and the circuit can be tested.
  • connective strip 43 is removed by applying pressure, such as a shearing force, at notch 44 in the tie-bar arrangement.
  • pressure such as a shearing force
  • metallized pins 61 shown in Figure 6, could be attached to the the segments of the tie-bar arrangement.
  • the pins could optionally be electroplated to reduce corrosion.
  • the pins which would remain with the non- conductive portion of the tie-bar arrangement when the connective strip is detached, could be plugged into inexpensive conventional sockets for testing the packaged microcircuit. Using conventional sockets would eliminate the need for more expensive zero-insertion- force test sockets.
  • the tie-bar arrangement could be dimensioned to provide the appropri ⁇ ate thickness and width for insertion into the edge-connectors. This, too, would save the cost of zero-insertion-force test fixtures.
  • Various m odifications can be made to the above tie-bar arrangement and method of manufacturing the lead frame utilizing the tie-bar arrangement while achieving the same results, as will be appar ⁇ ent to those skilled in the art.
  • the notch which preferably runs the entire width of the base, can be segmented or replaced with other means for aiding in the removal of the conductive portion of the tie-bar, such as perfo ⁇ rations.
  • Other means will be obvious to those skilled in the art.
  • the tie-bar arrangement of Figure 4 can be manufactured without the electrically conductive connective strip.
  • the integrated circuit package would be manufactured as in the prior art, and the electrically non-conductive tie-bar portion would be attached to the leads any time before circuit testing.
  • the truncated tie-bar would be attached (soldered or brazed) near the tie-bar of the metallized lead frame.
  • the lead frame's electrically conductive tie-bar would be removed, leaving the supportive electrically non-conductive tie-bar.
  • conventional thick film paste, containing glass can be used in place of the high temperature metallization, because thick film paste cannot usually withstand the typical manufacturing temperatures.
  • the use of this type of tie-bar would be disadvantageous in that the material comprising the conduc ⁇ tive tie-bar of the original lead frame would also be required, as well as electroplated, and this represents added expense.
  • Electroplating the lead frame comprises attaching an electrical lead to the connective strip and connecting the electrical lead to a first voltage potential.
  • the lead frame is submerged in the electroplating solution, which is at a second voltage potential. Due to the difference in potentials, the electroplating material is attracted to the connective strip, thereby coating the leads attached to the lead frame with the electroplating material. Because the connective strip is overscreened, no elec ⁇ troplating material adheres to it. The attached electrical lead, how ⁇ ever, insures electrical contact with all of the leads on the lead frame, thereby electroplating the leads of the lead frame.

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Manufacturing & Machinery (AREA)
  • Lead Frames For Integrated Circuits (AREA)

Abstract

Lead frame (10) having both electrically conductive (12) and electrically non-conductive (41) tie-bar portions. The electrically conductive tie-bar portion (12) allows the attached leads (11) to be simultaneously electroplated, yet is removable from the lead frame, leaving the electrically non-conductive tie-bar portion (41) which provides support for the leads. The advantages to the electrically non-conductive tie-bar portion (41) include substantially decreasing the leads' bending and/or breaking from the package, during both manufacturing and/or testing of the integrated circuit.

Description

LEAD FRAME HAVING NON-CONDUCTIVE TIE-BAR FOR USE IN INTEGRATED CIRCUIT PACKAGES
BACKGROUND OF THE INVENTION Technical Field
The present invention relates to lead frames typically used with packaged integrated circuits, and more particularly to the tie-bar portion of the lead frames wherein the tie-bar includes a non- conductive portion for use in the production and/or testing of microcircuits. Background Information
Typically, as is known in the art that integrated circuits and microcircuits, such as transistor-transistor logic (TTL), emitter-coupled logic (ECL), hybrid circuits, and the like, are hermetically sealed either in flat packages, such as T- or W-type, or in dual-in-line packages, such as ceramic or plastic. See e^g., Texas Instruments, Inc., The TTL Data Book For Design Engineers S 4 (2d ed. 1981). In order to electrically contact the packaged microcircuit from the exterior of the package, metallized leads are integrated into the package to provide an electrically conductive path to the circuit.
Examples of the lead frame and packaged metallized leads are shown with reference to Figures 1 through 3. In Figure 1, a typical metallized lead frame 10 for use in an integrated circuit package is shown, wherein leads 11 are attached to tie-bar 12. The tie-bar typi¬ cally has at least one hole 13, allowing the lead frame to be secured while leads 11 are attached to a package body. In Figure 2, a typical metal integrated circuit package is shown with dual lead frames 21a and 21b extending through two opposite sides of package body 22. In Figure 3, a typical ceramic microcircuit package is shown with dual lead frames 31a and 31b attached to package body 32. The package leads are typically made of KOVAR® (military specification F-15), 42 alloy, or other similar materials.
As is well known in the art, the tips of the leads of the lead frame used in a metal integrated circuit package serve as the bonding pads on the interior of the package. In a ceramic package, the tips of the leads are attached to a metallized path which extends from the package interior to its exterior.
After a package is manufactured, the metal portions of the package are typically plated to protect against corrosion. Additionally, the lead frames are plated with an easily weldable, solderable, or bondable material, such as gold or silver, for aiding in attachment to the pads and soldering or welding to the leads. The platings are most typically applied electrically. To allow all leads on the tie-bar to be electroplated at the same time, the tie-bar remains attached to the adjoining leads, thereby providing electrical contact to all respective leads.
After electroplating the leads, the microcircuit is inserted and wire bound to the package's bonding pads. Typically, tests are conducted on the microcircuit, especially when a new design is being developed. To test the circuit, the electrically-conductive tie-bar must be removed. During the manufacture of a new microcircuit design, such as a hybrid microcircuit, the device is often tested repeatedly, with repairs and/or modifications made while testing and trouble¬ shooting. Tests are performed typically after every phase of com¬ pletion. For example, conductivity testing is done during the assembly, and dynamic testing is done at the completion of the integrated cir¬ cuit. The leads on these microcircuit packages are typically 0.010 inches thick and 0.015 inches wide. Accordingly, they are highly fragile and bend easily. Repeated minor bending of the lead often causes breakage. A broken lead causes many problems. Many specifications limit the number of times that a microcircuit, such as a hybrid, can be repaired. Additionally, transferring the circuit from one package to another is either against specifications or impractical due to the num¬ ber of wire bonds that are involved. SUMMARY OF THE INVENTION
Accordingly, an object of the present invention is to provide a tie-bar arrangement for a lead frame which solves the problem of leads breaking off of the microcircuit package either during the manufacturing of or during the testing and/or troubleshooting of the integrated circuit.
Another object of the present invention is to provide a tie-bar arrangement for a lead frame, wherein the tie-bar arrangement includes both an electrically conductive and an electrically non-conductive portion with respect to all attached leads, and further, wherein the tie-bar portions are severable, thereby electrically isolating the leads on the lead frame from one another.
The present invention is directed to solve the problems of the prior art by a lead frame having both electrically conductive and electrically non-conductive tie-bar portions. The electrically conductive tie-bar portion allows the attached leads to be simultaneously elec¬ troplated, yet is removable from the lead frame, leaving the electrically non-conductive tie-bar portion which provides support for the leads.
The advantages to the electrically non-conductive tie-bar portion are obvious to those skilled in the art, and include substantially decreasing the leads' bending and/or breaking from the package, during both manufacturing and/or testing of the integrated circuit. BRIEF DESCRIPTION OF THE DRAWINGS
Figure 1 is a typical metallized lead frame.
Figure 2 is a typical metal microcircuit package with dual metallized lead frames. Figure 3 is a typical ceramic microcircuit package with dual metallized lead frames.
Figure 4 is an isometric view of the tie-bar arrangement of the present invention.
Figure 5 shows the bonding of the metallized lead frame of Figure 1 to the tie-bar arrangement of Figure 4.
Figure 6 shown an optional metallized pin attached to the lead frame's electrically non-conductive portion of the tie-bar. DESCRIPTION OF THE PREFERRED EMBODIMENTS
Turning now to Figure 4, an isometric view of the tie-bar arrangement of the present invention is shown. Tie-bar arrangement 40 includes solid base 41, to which metallized lead segments 42 and connective strip 43 are adhered. The spacing and widths of segments 42 are preferrably identical to the spacing and widths of leads 11 of Figure 1. Solid base 41 also includes notch 44, for easily separating connective strip 43 from metallized segments 42.
In the preferred embodiment, solid base 41 comprises a ceramic material. Although almost any ceramic material can be used, it is preferable to use an alumina (AI2O3) compound, and more preferable to use an alumina compound having at least 92% alumina. This material is preferred because it is both inexpensive and its coefficient of thermal expansion is very close to that of KOVAR®, the typical package material. In applications where KOVAR® is not the package material, it follows that the ceramic material should be chosen on the basis of matching the thermal expansion coefficients.
Metallized segments 42 and connective strip 43 can be any metal compound, such as moly-magenese or tungsten. In the preferred embodiment, the metallized segments and connective strip are tungsten, which is co-fired to the ceramic base for adhesion thereto. To aid in brazing the metallized lead segments and the lead frame, it is prefer¬ able to include a layer of electroplated material (not shown), prefer¬ ably nickel, over the metallization. Although other electroplating materials are known in the art, nickel is preferred because it is inexpensive and takes a braze easily.
The above materials are chosen to withstand the temperatures of the package manufacturing process, including any subsequent heating procedures to detect defective packages and/or circuits ("burn in") for the tie-bar arrangement of Figure 4, which will be used in conjunction w i th th e m e tallized lead frame of F igure 1 throughout the manufacturing process. Other materials, well-known to those skilled in the art, can be used for the base, metallized segments, and elec¬ troplating layer.
The tie-bar arrangement of Figure 4 is used with the metallized leads of the lead frame of Figure 1 to produce a lead frame having a tie-bar arrangement that is initially electrically conductive with respect to the attached leads, allowing the leads to be simultaneously elec¬ troplated, and subsequently electrically non-conductive, allowing a microcircuit attached to the leads to be tested. The solid base underlying the non-conductive portion of the tie-bar arrangement pro¬ vides a support structure for the leads, substantially decreasing the probability of a lead bending and/or breaking during the manufacturing and/or testing of the intergrated circuit package.
With reference to Figures 5 and 6, the preferred process of manufacturing the lead frame utilizing the tie-bar arrangement of the present invention will now be described.
Turning now to F igure 5 , the bonding of metallized lead frame 10 of Figure 1 to tie-bar arrangement 40 of Figure 4 is shown. Braze 51 is applied to the extreme ends of metallized segments 42, and lead frame 10 is laid on top of the extreme ends over the braze. The structure is heated, causing the braze to flow and wet both adjoining surfaces, thereby bonding them upon sufficient cooling of the braze. In the preferred embodiment, braze 51 is copper, although other materials, well known to those in the art, can be used. Copper is preferred because it has a melting point higher than that of the glass composition used with typical microcircuit packages. After the lead frame and the tie-bar arrangement are joined, the lead frame's tie-bar 12 is removed from leads 11, producing a lead frame having leads and a tie-bar arrangement that is initially electrically conductive, but can subsequently be electrically non- conductive by removing the connective strip, as discussed in detail below. The lead frame can then be used in the manufacture of an integrated circuit package, a technique well known to those skilled in the art. Once so used, the leads can be easily electroplated, because the leads are electrically connected to each other by connective strip 43. The microcircuit can then be wire-bound to the pads of the leads, and the circuit can be tested.
At any time prior to microcircuit testing, connective strip 43 is removed by applying pressure, such as a shearing force, at notch 44 in the tie-bar arrangement. Although the leads are electrically insulated from each other, the underlying contiguous base provides the support for the leads, reducing their bending and/or breaking during testing and handling.
Testing is done by making electrical contact to appropriate metallized segments or leads, as required. Optionally, metallized pins 61, shown in Figure 6, could be attached to the the segments of the tie-bar arrangement. The pins could optionally be electroplated to reduce corrosion. The pins, which would remain with the non- conductive portion of the tie-bar arrangement when the connective strip is detached, could be plugged into inexpensive conventional sockets for testing the packaged microcircuit. Using conventional sockets would eliminate the need for more expensive zero-insertion- force test sockets.
Alternatively, if the testing hardware requires edge-connectors, the tie-bar arrangement could be dimensioned to provide the appropri¬ ate thickness and width for insertion into the edge-connectors. This, too, would save the cost of zero-insertion-force test fixtures. Various m odifications can be made to the above tie-bar arrangement and method of manufacturing the lead frame utilizing the tie-bar arrangement while achieving the same results, as will be appar¬ ent to those skilled in the art.
For example, the notch, which preferably runs the entire width of the base, can be segmented or replaced with other means for aiding in the removal of the conductive portion of the tie-bar, such as perfo¬ rations. Other means will be obvious to those skilled in the art.
Addi tionally, the tie-bar arrangement of Figure 4 can be manufactured without the electrically conductive connective strip. The integrated circuit package would be manufactured as in the prior art, and the electrically non-conductive tie-bar portion would be attached to the leads any time before circuit testing. The truncated tie-bar would be attached (soldered or brazed) near the tie-bar of the metallized lead frame. The lead frame's electrically conductive tie-bar would be removed, leaving the supportive electrically non-conductive tie-bar. By attaching the truncated non-conductive tie-bar to the lead frame after the package is manufactured, conventional thick film paste, containing glass, can be used in place of the high temperature metallization, because thick film paste cannot usually withstand the typical manufacturing temperatures. However, the use of this type of tie-bar would be disadvantageous in that the material comprising the conduc¬ tive tie-bar of the original lead frame would also be required, as well as electroplated, and this represents added expense.
Very often, gold or silver is required as the electroplating mate¬ rial. Because the conductive tie-bar is removed after electroplating, the electroplate material on the scrap tie-bar would be economically wasted. To prevent the waste from occurring when the tie-bar arrange m ent of Figure 4 is used, the metallization layer on the connective strip of the tie-bar arrangement could be overscreened, for example with a dielectric or a laminate such as ceramic, so that only the exposed areas would be electroplated. Because the connective strip would not be plated, no electroplating material would be wasted on the connective strip. Electroplating the lead frame, as is typical in the art, comprises attaching an electrical lead to the connective strip and connecting the electrical lead to a first voltage potential. The lead frame is submerged in the electroplating solution, which is at a second voltage potential. Due to the difference in potentials, the electroplating material is attracted to the connective strip, thereby coating the leads attached to the lead frame with the electroplating material. Because the connective strip is overscreened, no elec¬ troplating material adheres to it. The attached electrical lead, how¬ ever, insures electrical contact with all of the leads on the lead frame, thereby electroplating the leads of the lead frame.
Although illustrative embodiments of the present invention have been described in detail with reference to the accompanying drawings, it is to be understood that the invention is not limited to those precise embodiments. Various changes or modifications may be effected therein by one skilled in the art without departing from the scope or spirit of the invention.

Claims

CLAIMSWhat I claim is:
1. A lead frame for use in integrated circuit packages, the lead frame including a plurality of parallel metallized leads, each lead spaced a predeter mined spacing fro m each other and having a predetermined width, and a tie-bar attached to the leads near the extremity of the leads, said tie-bar comprising: an electrically non-conductive base; a plurality of parallel metallized segments attached to the top of said base, said segments substantially corresponding to the predetermined spacing and width of the leads; and a metallized connective strip attached to the top of said base in a direction perpendicular to the direction of said segments, electrically connecting said segments to each other.
2. The lead frame of claim 1 wherein said non-conductive base includes means for aiding in the removal of said connective strip upon the application of a shearing force.
3. The lead frame of claim 2 wherein said means for aiding includes a notch on the bottom of said base, said notch located in the same direction as said connective strip.
4. The lead frame of claim 3 wherein the length of said notch is substantially the length of said connective strip.
5. The lead frame of claim 3 wherein the length of said notch is substantially the length of said base.
6. The lead frame of claim 1 wherein said tie-bar further comprises a layer of electroplating on said segments.
7. The lead frame of claim 6 wherein said connective strip is overscreened with an electrically non-conductive material to prevent the electroplating of said connective strip.
8. The lead frame of claim 6 wherein said tie-bar further comprises a layer of electroplating on said connective strip.
9. The lead frame of claim 1 wherein said tie-bar further comprises a plurality of metallized pins attached in an upright fashion to said metallized segments, said pin spacing substantially corresponding to the insertion-hole spacing of an integrated circuit socket.
10. The lead frame of claim 9 wherein said pins further com¬ prise a layer of electroplating.
11. The lead frame of claim 1 wherein the height of said tie-bar substantially corresponds to the insertion tolerance height of an edge-connector.
12. A tie-bar for use in a lead frame, the lead frame also including a plurality of parallel metallized leads, each lead having a predetermined spacing and width, said tie-bar comprising: an electrically non-conductive base; a plurality of parallel metallized segments attached to the top of said base, said segments substantially corresponding to the predetermined spacing and width of the leads; and a metallized connective strip attached to the top of said base in a direction perpendicular to the direction of said segments, electrically connecting said segments to each other.
13. The tie-bar of claim 12 wherein said non-conductive base includes means for aiding in the removal of said connective strip upon the application of a shearing force.
14. The tie-bar of claim 13 wherein said means for aiding includes a notch on the bottom of said base, said notch located in the same direction as said connective strip.
15. The tie-bar of claim 14 wherein the length of said notch is substantially the length of said connective strip.
16. The tie-bar of claim 14 wherein the length of said notch is substantially the length of said base.
17. The tie-bar of claim 12 wherein said tie-bar further com¬ prises a layer of electroplating on said segments.
18. The lead frame of claim 17 wherein said connective strip is overscreened with an electrically non-conductive material to prevent the electroplating of said connective strip.
19. The lead frame of claim 17 wherein said tie-bar further comprises a layer of electroplating on said connective strip.
20. The tie-bar of claim 12 wherein said tie-bar further com¬ prises a plurality of metallized pins attached in an upright fashion to said metallized segments, said pin spacing substantially corresponding to the insertion-hole spacing of an integrated circuit socket.
21. The tie-bar of claim 20 wherein said pins further comprise a layer of electroplating.
22. The tie-bar of claim 12 wherein the height of said tie-bar substantially corresponds to the insertion tolerance height of an edge- connector.
23. For a lead frame device having a plurality of metallized leads attached to an electrically conductive connective strip, the method of electroplating only the plurality of metallized leads, said method comprising the steps of: applying a first potential to the connective strip; applying a non-conductive material to the surfaces of the connective strip for insulating the connective strip from the elec¬ troplating material; and submersing the lead frame device in an electroplating solution, wherein the solution is at a second potential.
PCT/US1987/000327 1986-02-20 1987-02-17 Lead frame having non-conductive tie-bar for use in integrated circuit packages WO1987005153A1 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US06/870,949 US4768077A (en) 1986-02-20 1986-02-20 Lead frame having non-conductive tie-bar for use in integrated circuit packages
US870,949 1992-04-20

Publications (1)

Publication Number Publication Date
WO1987005153A1 true WO1987005153A1 (en) 1987-08-27

Family

ID=25356392

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US1987/000327 WO1987005153A1 (en) 1986-02-20 1987-02-17 Lead frame having non-conductive tie-bar for use in integrated circuit packages

Country Status (4)

Country Link
US (1) US4768077A (en)
EP (1) EP0259446A1 (en)
AU (1) AU7121087A (en)
WO (1) WO1987005153A1 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7795712B2 (en) 2006-03-28 2010-09-14 Infineon Technologies Ag Lead frame with non-conductive connective bar

Families Citing this family (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6396947A (en) * 1986-10-13 1988-04-27 Mitsubishi Electric Corp Lead frame semiconductor device
US4987475A (en) * 1988-02-29 1991-01-22 Digital Equipment Corporation Alignment of leads for ceramic integrated circuit packages
EP0406373A4 (en) * 1988-12-07 1992-04-29 Tribotech Tape automated bonded lead package and reusable transport tape for use therewith
US5184207A (en) * 1988-12-07 1993-02-02 Tribotech Semiconductor die packages having lead support frame
US5314606A (en) * 1993-02-16 1994-05-24 Kyocera America, Inc. Leadless ceramic package with improved solderabilty
US5438219A (en) * 1993-11-30 1995-08-01 Motorola, Inc. Double-sided oscillator package and method of coupling components thereto
US6432291B1 (en) 2000-08-18 2002-08-13 Advanced Micro Devices, Inc. Simultaneous electroplating of both sides of a dual-sided substrate
US6426290B1 (en) 2000-08-18 2002-07-30 Advanced Micro Devices, Inc. Electroplating both sides of a workpiece
US7754537B2 (en) * 2003-02-25 2010-07-13 Tessera, Inc. Manufacture of mountable capped chips
US6972480B2 (en) * 2003-06-16 2005-12-06 Shellcase Ltd. Methods and apparatus for packaging integrated circuit devices
US7936062B2 (en) 2006-01-23 2011-05-03 Tessera Technologies Ireland Limited Wafer level chip packaging
US7350294B2 (en) * 2006-02-27 2008-04-01 Emerson Network Power - Embedded Computing, Inc. Method of electroplating a plurality of conductive fingers
US8604605B2 (en) 2007-01-05 2013-12-10 Invensas Corp. Microelectronic assembly with multi-layer support structure
CN111370382A (en) 2018-12-25 2020-07-03 恩智浦美国有限公司 Hybrid lead frame for semiconductor die package with improved creepage distance

Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3689336A (en) * 1971-01-04 1972-09-05 Sylvania Electric Prod Fabrication of packages for integrated circuits
US3871068A (en) * 1973-04-24 1975-03-18 Du Pont Process for packaging a semiconductor chip
US4411719A (en) * 1980-02-07 1983-10-25 Westinghouse Electric Corp. Apparatus and method for tape bonding and testing of integrated circuit chips
US4432839A (en) * 1981-06-18 1984-02-21 Diamond Shamrock Corporation Method for making metallided foils
US4459189A (en) * 1982-02-18 1984-07-10 Vance Christopher J Electrode coated with lead or a lead alloy and method of use
US4479298A (en) * 1983-07-26 1984-10-30 Storage Technology Partners Alignment apparatus and method for mounting LSI and VLSI packages to a printed circuit board
US4547795A (en) * 1983-03-24 1985-10-15 Bourns, Inc. Leadless chip carrier with frangible shorting bars

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR1483570A (en) * 1965-06-23 1967-09-06
US3436604A (en) * 1966-04-25 1969-04-01 Texas Instruments Inc Complex integrated circuit array and method for fabricating same
JPS4826069B1 (en) * 1968-03-04 1973-08-04
US3550766A (en) * 1969-03-03 1970-12-29 David Nixen Flat electronic package assembly
US4034149A (en) * 1975-10-20 1977-07-05 Western Electric Company, Inc. Substrate terminal areas for bonded leads
US4155615A (en) * 1978-01-24 1979-05-22 Amp Incorporated Multi-contact connector for ceramic substrate packages and the like

Patent Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3689336A (en) * 1971-01-04 1972-09-05 Sylvania Electric Prod Fabrication of packages for integrated circuits
US3871068A (en) * 1973-04-24 1975-03-18 Du Pont Process for packaging a semiconductor chip
US4411719A (en) * 1980-02-07 1983-10-25 Westinghouse Electric Corp. Apparatus and method for tape bonding and testing of integrated circuit chips
US4432839A (en) * 1981-06-18 1984-02-21 Diamond Shamrock Corporation Method for making metallided foils
US4459189A (en) * 1982-02-18 1984-07-10 Vance Christopher J Electrode coated with lead or a lead alloy and method of use
US4547795A (en) * 1983-03-24 1985-10-15 Bourns, Inc. Leadless chip carrier with frangible shorting bars
US4479298A (en) * 1983-07-26 1984-10-30 Storage Technology Partners Alignment apparatus and method for mounting LSI and VLSI packages to a printed circuit board

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7795712B2 (en) 2006-03-28 2010-09-14 Infineon Technologies Ag Lead frame with non-conductive connective bar

Also Published As

Publication number Publication date
EP0259446A1 (en) 1988-03-16
AU7121087A (en) 1987-09-09
US4768077A (en) 1988-08-30

Similar Documents

Publication Publication Date Title
US4768077A (en) Lead frame having non-conductive tie-bar for use in integrated circuit packages
US5471151A (en) Electrical interconnect using particle enhanced joining of metal surfaces
US5565280A (en) Electrical interconnect using particle enhanced joining of metal surfaces
US5904499A (en) Package for power semiconductor chips
US5783865A (en) Wiring substrate and semiconductor device
US5793105A (en) Inverted chip bonded with high packaging efficiency
JPH10308419A (en) Semiconductor package and its semiconductor mount structure
JPH05501638A (en) metal pin grid row package
US5373110A (en) Multilayer circuit board with repaired I/O pin and process for repairing I/O pin on multilayer circuit board
US3673309A (en) Integrated semiconductor circuit package and method
US5164818A (en) Removable vlsi assembly
US3454774A (en) Electrical connector for semiconductor devices
GB2026234A (en) Circuit element package having lead patterns
US3735213A (en) A nonporous vitreous body for supporting electronic devices
JPS61138476A (en) Terminal assembly
RU2134466C1 (en) Carrier of crystal of integrated circuit
EP0170022B1 (en) Semiconductor power device package for surface mounting
JP2812806B2 (en) Package for integrated circuit with test pad
KR960000219B1 (en) Package and manufacture method
EP0762494B1 (en) Silicon semiconductor diode, its circuit module and structure with an insulation body and preparation method thereof
USH1153H (en) Non-metallized chip carrier
JPH054213A (en) Method for plating ceramics package
JPS6251244A (en) Hybrid-type semiconductor device and manufacture thereof
JP2001044321A (en) Manufacture of package for housing semiconductor element
JPS62147741A (en) Substrate for sorting semiconductor element and sorting method for the element

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A1

Designated state(s): AT AU BB BG BR CH DE DK FI GB HU JP KP KR LK LU MC MG MW NL NO RO SD SE SU

AL Designated countries for regional patents

Kind code of ref document: A1

Designated state(s): AT BE CH DE FR GB IT LU NL SE

REG Reference to national code

Ref country code: DE

Ref legal event code: 8642