WO1986003090A3 - Systeme de commutation de paquets a phases multiples - Google Patents

Systeme de commutation de paquets a phases multiples

Info

Publication number
WO1986003090A3
WO1986003090A3 PCT/US1985/002235 US8502235W WO8603090A3 WO 1986003090 A3 WO1986003090 A3 WO 1986003090A3 US 8502235 W US8502235 W US 8502235W WO 8603090 A3 WO8603090 A3 WO 8603090A3
Authority
WO
WIPO (PCT)
Prior art keywords
packet switching
switching system
phases
data
separate
Prior art date
Application number
PCT/US1985/002235
Other languages
English (en)
Other versions
WO1986003090A2 (fr
Inventor
Lloyd Alan Hasley
Jaan Raamot
Original Assignee
American Telephone & Telegraph
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by American Telephone & Telegraph filed Critical American Telephone & Telegraph
Priority to KR1019860700487A priority Critical patent/KR930004911B1/ko
Priority to DE8585905992T priority patent/DE3585324D1/de
Publication of WO1986003090A2 publication Critical patent/WO1986003090A2/fr
Publication of WO1986003090A3 publication Critical patent/WO1986003090A3/fr

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L12/00—Data switching networks
    • H04L12/54—Store-and-forward switching systems 
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L12/00—Data switching networks
    • H04L12/54—Store-and-forward switching systems 
    • H04L12/56—Packet switching systems
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/36—Handling requests for interconnection or transfer for access to common bus or bus system
    • G06F13/368—Handling requests for interconnection or transfer for access to common bus or bus system with decentralised access control
    • G06F13/374—Handling requests for interconnection or transfer for access to common bus or bus system with decentralised access control using a self-select method with individual priority code comparator
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
    • G06F13/4204—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus
    • G06F13/4208—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being a system bus, e.g. VME bus, Futurebus, Multibus
    • G06F13/4217—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being a system bus, e.g. VME bus, Futurebus, Multibus with synchronous protocol

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Small-Scale Networks (AREA)
  • Data Exchanges In Wide-Area Networks (AREA)

Abstract

Un système de commutation de paquets doté de bus d'arbitrage (110b) et de bus de données (109a) séparés, ainsi que de circuits pour diviser les bus en une pluralité de segments temporels appelés 'phases'. La pluralité des phases permet de réaliser simultanément sur le bus d'arbitrage et le bus de données respectivement une pluralité semblable d'opérations d'arbitrage séparées ainsi qu'une pluralité semblable d'échanges de données separés. L'utilisation de n phases augmente d'un facteur n la capacité de transmission des données du système par rapport à celle des conceptions connues basées sur l'emploi d'une seule phase.
PCT/US1985/002235 1984-11-21 1985-11-12 Systeme de commutation de paquets a phases multiples WO1986003090A2 (fr)

Priority Applications (2)

Application Number Priority Date Filing Date Title
KR1019860700487A KR930004911B1 (ko) 1984-11-21 1985-11-12 다중위상 패킷 스윗칭시스템
DE8585905992T DE3585324D1 (de) 1984-11-21 1985-11-12 Schaltungssystem mit mehrphasigem paket.

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US06/674,049 US4656627A (en) 1984-11-21 1984-11-21 Multiphase packet switching system
US674,049 1984-11-21

Publications (2)

Publication Number Publication Date
WO1986003090A2 WO1986003090A2 (fr) 1986-06-05
WO1986003090A3 true WO1986003090A3 (fr) 1986-10-09

Family

ID=24705115

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US1985/002235 WO1986003090A2 (fr) 1984-11-21 1985-11-12 Systeme de commutation de paquets a phases multiples

Country Status (8)

Country Link
US (1) US4656627A (fr)
EP (1) EP0202299B1 (fr)
JP (1) JP2637721B2 (fr)
KR (1) KR930004911B1 (fr)
AU (1) AU584954B2 (fr)
CA (1) CA1239686A (fr)
DE (1) DE3585324D1 (fr)
WO (1) WO1986003090A2 (fr)

Families Citing this family (37)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4734909A (en) * 1982-03-08 1988-03-29 Sperry Corporation Versatile interconnection bus
JPS6262697A (ja) * 1985-09-13 1987-03-19 Toshiba Corp デ−タ送信制御方式
US4779093A (en) * 1986-03-04 1988-10-18 Lsi Logic Corporation Bus interface with programmable window for data transfer
US4803681A (en) * 1986-07-08 1989-02-07 Nec Corporation Data transmission control system
US4979097A (en) * 1987-09-04 1990-12-18 Digital Equipment Corporation Method and apparatus for interconnecting busses in a multibus computer system
CA1322390C (fr) * 1987-09-22 1993-09-21 Nec Corporation Reseau local en etoile
US4920486A (en) * 1987-11-23 1990-04-24 Digital Equipment Corporation Distributed arbitration apparatus and method for shared bus
US5289465A (en) * 1988-08-18 1994-02-22 Bull S.A. Method for data transmission over an internal bus of a workstation apparatus with an internal bus for implementing the method, and an adapter circuit for the internal bus
US4977581A (en) * 1988-08-18 1990-12-11 Unisys Corporation Multiple frequency clock system
CA2001861C (fr) * 1988-12-28 1996-12-17 Bruce Merrill Bales Systeme de commutation de circuits pour interconnecter des reseaux a commutation de paquets au moyen de liaisons logiques
US5495482A (en) * 1989-09-29 1996-02-27 Motorola Inc. Packet transmission system and method utilizing both a data bus and dedicated control lines
US5555425A (en) * 1990-03-07 1996-09-10 Dell Usa, L.P. Multi-master bus arbitration system in which the address and data lines of the bus may be separately granted to individual masters
EP0509140A1 (fr) * 1990-04-16 1992-10-21 Otari Inc. Système de bus de données
FR2664771B1 (fr) * 1990-07-10 1992-09-18 Alcatel Business Systems Procede et agencement de transmission par bus.
US5124978A (en) * 1990-11-26 1992-06-23 Bell Communications Research, Inc. Grouping network based non-buffer statistical multiplexor
US5197064A (en) * 1990-11-26 1993-03-23 Bell Communications Research, Inc. Distributed modular packet switch employing recursive partitioning
US5179552A (en) * 1990-11-26 1993-01-12 Bell Communications Research, Inc. Crosspoint matrix switching element for a packet switch
US5157654A (en) * 1990-12-18 1992-10-20 Bell Communications Research, Inc. Technique for resolving output port contention in a high speed packet switch
US5166926A (en) * 1990-12-18 1992-11-24 Bell Communications Research, Inc. Packet address look-ahead technique for use in implementing a high speed packet switch
FR2677473B1 (fr) * 1991-06-05 1995-04-07 Telemecanique Procede et bus d'arbitrage pour transmission de donnees serie.
US5339307A (en) * 1991-06-28 1994-08-16 Digital Equipment Corporation Data communication system with a local network interface
DE69227996T2 (de) * 1991-07-26 1999-08-26 Tandem Computers Inc. Vorrichtung und verfahren zur vermittlung von datenblöcken
US5452330A (en) * 1992-07-06 1995-09-19 Digital Equipment Corporation Bus-oriented switching system for asynchronous transfer mode
US5410542A (en) * 1993-03-01 1995-04-25 Diaogic Corporation Signal computing bus
CA2116826C (fr) * 1993-03-11 1998-11-24 Timothy J. Sullivan Systeme de traitement de donnees utilisant un bus d'adresses et un bus de donnees asynchrones non multiplexes
US5422880A (en) * 1993-04-05 1995-06-06 Stratacom, Inc. Broadband switching fabric in a communication controller
GB2278259B (en) * 1993-05-21 1997-01-15 Northern Telecom Ltd Serial bus system
JP3248348B2 (ja) * 1994-03-15 2002-01-21 松下電器産業株式会社 通信方法及び通信装置
KR970011838B1 (ko) * 1994-04-14 1997-07-16 엘지반도체 주식회사 전송 시스템의 우선 순위 할당 회로 및 그 방법
US5799018A (en) * 1994-05-19 1998-08-25 Nippon Telegraph And Telephone Corp. Method and system for private communication with efficient use of bus type transmission path
US5751974A (en) * 1994-07-21 1998-05-12 Motorola, Inc. Contention resolution for a shared access bus
US5754803A (en) * 1996-06-27 1998-05-19 Interdigital Technology Corporation Parallel packetized intermodule arbitrated high speed control and data bus
US5802061A (en) * 1995-10-19 1998-09-01 Cabletron Systems, Inc. Method and apparatus for network access control with implicit ranging and dynamically assigned time slots
US5862131A (en) * 1996-10-10 1999-01-19 Lucent Technologies Inc. Hybrid time-slot and sub-time-slot operation in a time-division multiplexed system
US6219353B1 (en) 1998-06-17 2001-04-17 Nortel Networks Limited Message hub
US7305008B2 (en) * 2001-03-14 2007-12-04 Siemens Communications, Inc. Parallel bus LAN
US6996120B2 (en) * 2001-03-14 2006-02-07 Siemens Communications, Inc. Methods for improving bus performance and bandwidth utilization of a parallel bus LAN

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3680053A (en) * 1966-05-17 1972-07-25 Plessey Btr Ltd Data transmission systems
US4010326A (en) * 1973-11-09 1977-03-01 Multiplex Communications, Inc. Line selective time division communication system
US4470112A (en) * 1982-01-07 1984-09-04 Bell Telephone Laboratories, Incorporated Circuitry for allocating access to a demand-shared bus

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3870825A (en) * 1973-01-05 1975-03-11 Engineered Devices Company Time-division multiplex communication system
US4488218A (en) * 1982-01-07 1984-12-11 At&T Bell Laboratories Dynamic priority queue occupancy scheme for access to a demand-shared bus
US4525837A (en) * 1982-07-07 1985-06-25 Fuji Xerox Co., Ltd. Digital signal transmission system

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3680053A (en) * 1966-05-17 1972-07-25 Plessey Btr Ltd Data transmission systems
US4010326A (en) * 1973-11-09 1977-03-01 Multiplex Communications, Inc. Line selective time division communication system
US4470112A (en) * 1982-01-07 1984-09-04 Bell Telephone Laboratories, Incorporated Circuitry for allocating access to a demand-shared bus

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
IEEE International Conference on Communications, ICC84, May 14-17, 1984 Amsterdam, IEEE (New York, US) D. NAVARO et al.: "A Distributed Interconnect Scheme for High-Throughput Packet Switch", pages 391-396: see page 393, column 1, line 26 - column 2, line 28; page 394, column 1, line 1 - page 395, column 1, line 41 *

Also Published As

Publication number Publication date
US4656627A (en) 1987-04-07
EP0202299A1 (fr) 1986-11-26
JP2637721B2 (ja) 1997-08-06
AU5095285A (en) 1986-06-18
EP0202299B1 (fr) 1992-01-29
JPS62500891A (ja) 1987-04-09
WO1986003090A2 (fr) 1986-06-05
KR860700376A (ko) 1986-10-06
KR930004911B1 (ko) 1993-06-10
DE3585324D1 (de) 1992-03-12
CA1239686A (fr) 1988-07-26
AU584954B2 (en) 1989-06-08

Similar Documents

Publication Publication Date Title
WO1986003090A3 (fr) Systeme de commutation de paquets a phases multiples
AU585721B2 (en) Computer network system
AU581728B2 (en) Interface module for local area network operating on a multiple bus system
AU5114785A (en) System bus for inter-processor communication
IE832894L (en) Dual bus communication system
AU588512B2 (en) Multiple phase demodulator for modem telephone systems
EP0168927A3 (fr) Système de transmission de données
AU584762B2 (en) Switching system having multiple parallel switching networks
AU4320485A (en) Cluster mixing system
AU8984882A (en) Septum retaining means
AU4541485A (en) Dual functional additive thickening system
AU568726B2 (en) Digital switching system
AU7525087A (en) High speed interleaved time division multiplexer for multinode communications systems
AU5692790A (en) Radial type of parallel system bus structure with printed, twisted conductor lines
AU3881785A (en) Anordning vid tryckalstrare for vatska
AU585769B2 (en) Time division switching system having a priority selector responsive to proceed-to-send requests
AU574864B2 (en) Multiple solution intravenous system
AU5984586A (en) Phase-locked clock regeneration circuit for digital transmission systems
AU7178087A (en) Fuel recovery system for dual tanks
AU8334887A (en) Bioenergy number calculating system
EP0271582A4 (fr) Systeme de mediation de bus.
GB8619262D0 (en) Composition in two/phase/multiphase system
AU7088587A (en) Circuit for operating a multiphase synchronous motor on a d.c. network
AU5026279A (en) Integral bus bar stab structure
AU591341B2 (en) Computer system

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A2

Designated state(s): AU JP KR

AL Designated countries for regional patents

Kind code of ref document: A2

Designated state(s): AT BE CH DE FR GB IT LU NL SE

WWE Wipo information: entry into national phase

Ref document number: 1985905992

Country of ref document: EP

AK Designated states

Kind code of ref document: A3

Designated state(s): AU JP KR

AL Designated countries for regional patents

Kind code of ref document: A3

Designated state(s): AT BE CH DE FR GB IT LU NL SE

WWP Wipo information: published in national office

Ref document number: 1985905992

Country of ref document: EP

WWG Wipo information: grant in national office

Ref document number: 1985905992

Country of ref document: EP