USRE46920E1 - Semiconductor memory device with variable resistance element - Google Patents
Semiconductor memory device with variable resistance element Download PDFInfo
- Publication number
- USRE46920E1 USRE46920E1 US14/612,000 US201514612000A USRE46920E US RE46920 E1 USRE46920 E1 US RE46920E1 US 201514612000 A US201514612000 A US 201514612000A US RE46920 E USRE46920 E US RE46920E
- Authority
- US
- United States
- Prior art keywords
- resistance element
- variable resistance
- bit line
- resistive state
- data
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active, expires
Links
Images
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C13/00—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00
- G11C13/0002—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00 using resistive RAM [RRAM] elements
- G11C13/0021—Auxiliary circuits
- G11C13/004—Reading or sensing circuits or methods
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/02—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements
- G11C11/16—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements using elements in which the storage effect is based on magnetic spin effect
- G11C11/165—Auxiliary circuits
- G11C11/1659—Cell access
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/02—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements
- G11C11/16—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements using elements in which the storage effect is based on magnetic spin effect
- G11C11/165—Auxiliary circuits
- G11C11/1673—Reading or sensing circuits or methods
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C13/00—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00
- G11C13/0002—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00 using resistive RAM [RRAM] elements
- G11C13/0004—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00 using resistive RAM [RRAM] elements comprising amorphous/crystalline phase transition cells
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C13/00—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00
- G11C13/0002—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00 using resistive RAM [RRAM] elements
- G11C13/0007—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00 using resistive RAM [RRAM] elements comprising metal oxide memory material, e.g. perovskites
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C13/00—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00
- G11C13/0002—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00 using resistive RAM [RRAM] elements
- G11C13/0021—Auxiliary circuits
- G11C13/004—Reading or sensing circuits or methods
- G11C2013/0054—Read is performed on a reference element, e.g. cell, and the reference sensed value is used to compare the sensed value of the selected cell
Definitions
- Embodiments described herein relate generally to a semiconductor memory device.
- MRAM magnetic random access memory
- MTJ magnetic tunnel junction
- TMR tunneling magnetoresistive
- the TMR element has a structure in which two ferromagnetic layers sandwich a nonmagnetic layer (insulating layer). While the magnetization direction in one ferromagnetic layer (pinned layer) is fixed, the magnetization direction in the other ferromagnetic layer (free layer) is not fixed; the magnetic direction in the free layer is parallel or antiparallel to that in the pinned layer.
- the TMR effect is a phenomenon in which the resistance of the TMR element changes depending on the relative relationship (parallel/antiparallel) between the two magnetization directions.
- a memory element from which data written in the TMR element can be read in accordance with the resistance can be formed by making the relative relationship between the two magnetization directions correspond to “0” or “1”.
- the TMR element has a resistance value Rmin or Rmax (Rmax>Rmin) in accordance with whether the magnetization directions in the free layer and pinned layer are parallel or antiparallel.
- Rmin or Rmax Rmax>Rmin
- the reference signal is formed from an external circuit or from a reference cell in which data “0” or “1” is prewritten.
- the method of forming the reference signal from an external circuit has the problem that the method requires extra space and extra power consumption, and it is necessary to reproduce characteristics that follow the temperature characteristics of the TMR element.
- the reference signal even when reading data from the MRAM by using the reference signal, it is desirable to generate the reference signal by using the TMR element.
- the reference current is not middle at an amperage level in between a current flowing through the resistance value Rmin and a current flowing through the resistance value Rmax, and as a consequence the sense margin decreases.
- the MRAM using the spin transfer method as a current is supplied to the TMR element in a read operation in the same manner as in a write operation, a so-called read disturbance by which a write error occurs during data read is highly likely to occur.
- the reference cell is accessed more frequently than a cell as a read target. This increases the probability that the reference cell suffers the read disturbance.
- FIG. 1 is a block diagram showing the arrangement of an MRAM according to the first embodiment
- FIG. 2 is a circuit diagram showing the arrangement of a memory unit BLU
- FIG. 3 is a schematic view showing the arrangement of an MTJ element 21 ;
- FIGS. 4A and 4B are views respectively showing the low-resistance state and high-resistance state of the MTJ element 21 ;
- FIG. 5 is a circuit diagram for generating a middle admittance Ymid
- FIG. 6 is a circuit diagram showing the current paths of a reference current generator 30 ;
- FIG. 7 is a circuit diagram showing the arrangement of a memory unit BLU according to the second embodiment.
- FIG. 8 is a circuit diagram showing the current paths of a reference current generator 30 ;
- FIG. 9 is a schematic view showing the arrangement of a variable resistance element 21 for use in a ReRAM.
- FIG. 10 is a schematic view showing the arrangement of a variable resistance element 21 for use in a PCRAM.
- a semiconductor memory device comprising: a variable resistance element configured to store data “0” and data “1” in accordance with a change in resistance value; a current generator configured to generate a reference current for determining data of the variable resistance element, and having an admittance middle that is at a level in between an admittance of a variable resistance element storing data “0” and an admittance of a variable resistance element storing data “1”; and a sense amplifier comprising a first input terminal connected to the variable resistance element and a second input terminal connected to the current generator, and configured to compare currents of the first input terminal and the second input terminal.
- MRAM magnetic random access memory
- ReRAM resistive random access memory
- PCRAM phase-change random access memory
- FIG. 1 is a block diagram showing the arrangement of the MRAM according to the first embodiment.
- the MRAM of this embodiment is a so-called spin transfer type MRAM in which a write current is directly supplied to the MTJ element, and information is recorded in the MTJ element in accordance with the direction of the write current.
- the MRAM includes two memory cell arrays 11 - 1 and 11 - 2 .
- Each memory cell array 11 includes a plurality of memory units (BL units) BLU formed for each bit line.
- FIG. 1 shows an arrangement in which the memory cell array 11 - 1 includes four memory units BLU ⁇ 0:3>, and the memory cell array 11 - 2 includes four memory units BLU ⁇ 4:7>. In practice, however, more memory cell units BLU are arranged.
- Each memory unit BLU includes a plurality of memory cells.
- Each memory cell array 11 includes a plurality of bit lines BLR and a plurality of bit lines BLL running in the column direction.
- the number of bit lines BLR and the number of bit lines BLL are the same as the number of memory units BLU.
- a pair of the bit lines BLR and BLL are formed for each memory unit BLU.
- Each memory cell array 11 includes (N+1) word lines WL ⁇ 0:N> and four dummy word lines DWL ⁇ 0:3> running in the row direction.
- N is 0 or a natural number of 1 or more.
- a row decoder 12 is connected to the word lines WL ⁇ 0:N> and dummy word lines DWL ⁇ 0:3>.
- Reference numeral “ 12 - 1 ” denotes a row decoder for the memory cell array 11 - 1 ; and “ 12 - 2 ”, a row decoder for the memory cell array 11 - 2 .
- the row decoder 12 performs a selecting process on the word lines WL ⁇ 0:N> and dummy word lines DWL ⁇ 0:3> based on an externally supplied address.
- Bit lines BLR 0 to BRL 3 formed in the memory units BLU ⁇ 0:3> are connected to a common line CL- 1 via column gates 13 - 1 .
- Bit lines BLL 0 to BLL 3 formed in the memory units BLU ⁇ 0:3> are connected to a common line bCL- 1 via column gates 14 - 1 .
- Bit lines BLR 4 to BRL 7 formed in the memory units BLU ⁇ 4:7> are connected to a common line CL- 2 via column gates 13 - 2 .
- Bit lines BLL 4 to BLL 7 formed in the memory units BLU ⁇ 4:7> are connected to a common line bCL- 2 via column gates 14 - 2 .
- each column gate 13 and 14 are formed for each memory unit BLU.
- Each column gate is, e.g., an N-channel metal oxide semiconductor field effect transistor (MOSFET), and has a gate connected to a column decoder (not shown).
- MOSFET metal oxide semiconductor field effect transistor
- a sense amplifier circuit 17 is connected to the common lines CL- 1 and CL- 2 .
- the sense amplifier circuit 17 includes two clamp transistors 17 - 1 and 17 - 2 , and a sense amplifier SA.
- Each of the clamp transistors 17 - 1 and 17 - 2 is, e.g., an N-channel MOSFET.
- the clamp transistor 17 - 1 has a source connected to the common line CL- 1 , and a drain connected to the first input terminal of the sense amplifier SA.
- the clamp transistor 17 - 2 has a source connected to the common line CL- 2 , and a drain connected to the second input terminal of the sense amplifier SA.
- a clamp voltage Vc is applied to the gates of the clamp transistors 17 - 1 and 17 - 2 . By controlling the clamp voltage Vc, the clamp transistors 17 - 1 and 17 - 2 respectively set the common lines CL- 1 and CL- 2 at desired voltages in a read operation.
- the sense amplifier SA compares the currents of the first and second input terminals. More specifically, a read current corresponding to data of a memory cell as a read target is supplied to one input terminal of the sense amplifier SA, and a reference current is supplied to the other input terminal. The sense amplifier SA senses the data read from the memory cell as a read target by comparing the read current with the reference current.
- the common line CL- 1 is connected to the output of a driver (write circuit) 15 - 1 .
- the input of the driver 15 - 1 is connected to a terminal D_L.
- the common line bCL- 1 is connected to the output of a driver (write circuit) 16 - 1 .
- the input of the driver 16 - 1 is connected to a terminal bD_L.
- the drivers 15 - 1 and 16 - 1 supply bi-directional write currents corresponding to data between the bit lines BLR and BLL.
- the common line CL- 2 is connected to the output of a driver (write circuit) 15 - 2 .
- the input of the driver 15 - 2 is connected to a terminal D_R.
- the common line bCL- 2 is connected to the output of a driver (write circuit) 16 - 2 .
- the input of the driver 16 - 2 is connected to a terminal bD_R.
- the drivers 15 - 2 and 16 - 2 supply bi-directional write currents corresponding to data between the bit lines BLR and BLL.
- FIG. 2 is a circuit diagram showing the arrangement of one memory unit BLU.
- the memory unit BLU includes (N+1) memory cells MC corresponding to the (N+1) word lines WL ⁇ 0:N>, and four dummy cells DC 0 to DC 3 corresponding to the four dummy word lines DWL ⁇ 0:3>.
- the memory unit BLU further includes a third bit line BLD in addition to the two bit lines BLR and BLL. A ground voltage VSS is applied to the bit line BLD.
- Each memory cell MC includes a magnetic tunnel junction (MTJ) element 21 as a variable resistance element, and a selection transistor 22 .
- the selection transistor 22 is, e.g., an N-channel MOSFET.
- the MTJ element 21 has one terminal connected to the bit line BLL (or BLR), and the other terminal connected to one end of the current path of the selection transistor 22 .
- the other end of the current path of the selection transistor 22 is connected to the bit line BLR (or BLL).
- the gate of the selection transistor 22 is connected to the word line WL.
- two memory cells in each of which one terminal of the MTJ element 21 is connected to the bit line BLL and two memory cells in each of which one terminal of the MTJ element 21 is connected to the bit line BLR are alternately arranged along the column direction.
- This implements a memory cell having a size of 8F 2 .
- “F” is a minimum feature size resulting from the manufacturing process.
- FIG. 3 is a schematic view showing the arrangement of the MTJ element 21 .
- the MTJ element 21 is formed by sequentially stacking a lower electrode 23 , a fixed layer 24 , an interlayer 25 , a recording layer (also called a free layer) 26 , and an upper electrode 27 . Note that the stacking order of the layers forming the MTJ element 21 may also be reversed.
- the fixed layer 24 is made of a ferromagnetic material and has a fixed magnetization direction.
- the magnetization direction in the fixed layer 24 can be fixed by, e.g., forming an antiferromagnetic layer (not shown) adjacent to the fixed layer 24 .
- the recording layer 26 is made of a ferromagnetic material and has a variable magnetization direction.
- the interlayer 25 is made of a nonmagnetic material. More specifically, it is possible to use, e.g., a nonmagnetic metal, nonmagnetic semiconductor, or insulator.
- the interlayer 25 is called a tunnel barrier layer when using an insulator, and called a spacer layer when using a metal.
- the direction of easy magnetization in the fixed layer 24 and recording layer 26 can be perpendicular to the film surfaces (perpendicular magnetization), or parallel to the film surfaces (in-plane magnetization).
- a perpendicular magnetization type element is suitable for micropatterning because the element shape need not be controlled to determine the magnetization direction unlike in an in-plane magnetization type element.
- Data is written in the MTJ element 21 by the spin transfer method by which a write current is directly supplied to the MTJ element 21 .
- the MTJ element 21 is set in a low-resistance state or high-resistance state by changing the direction of the write current in accordance with data.
- FIGS. 4A and 4B respectively illustrate the low-resistance state and high-resistance state of the MTJ element 21 .
- a parallel state in which the magnetization arrangements in the fixed layer 24 and recording layer 26 are parallel, the resistance value of the MTJ element 21 is minimum. This state is defined as data “0”.
- the resistance value of the MTJ element 21 in the parallel state is represented by “Rmin”.
- an antiparallel state (the high-resistance state) in which the magnetization arrangements in the fixed layer 24 and recording layer 26 are antiparallel
- the resistance value of the MTJ element 21 is maximum. This state is defined as data “1”.
- the resistance value of the MTJ element 21 in the antiparallel state is represented by “Rmax”.
- a write current is supplied downward in FIG. 3 , i.e., from the recording layer 26 to the fixed layer 24 .
- a write current is supplied upward in FIG. 3 , i.e., from the fixed layer 24 to the recording layer 26 . Note that when the stacking positions of the fixed layer 24 and recording layer 26 are switched, the direction of a write current is reversed accordingly.
- Data is read by supplying a uni-directional read current to the MTJ element 21 .
- a value defined by “(Rmax ⁇ Rmin)/Rmin” is called a magnetoresistive ratio (MR ratio).
- MR ratio magnetoresistive ratio
- the MR ratio changes in accordance with the materials and process conditions of the MTJ element 21 , the MR ratio can take a value from about a few ten percent to about a few hundred percent.
- Data stored in the MTJ element 21 is read by sensing the magnitude of a read current caused by this MR ratio by the sense amplifier SA.
- a read current to be supplied to the MTJ element 21 is set to have a current value much smaller than that of a current that reverses the magnetization of the recording layer 26 by spin transfer.
- Vb be the bit line voltage of a read operation
- I1 (1/Rmax)*Vb where “*” is a multiplication sign.
- the sense margin can be increased when determining the read currents I 0 and I 1 .
- an admittance Ymin of an MTJ element storing data “0” is 1/Rmin
- FIG. 5 is a circuit diagram for generating the middle admittance Ymid.
- Two resistors Rmax are connected in series between terminals T 1 and T 2 .
- two resistors Rmin are connected in series between the terminals T 1 and T 2 so as to be parallel to the two resistors Rmax.
- nodes A are shortcircuited in the circuit diagram of FIG. 5 , they need not always be shortcircuited.
- the memory unit BLU includes a reference current generator 30 for generating a reference current to be used by the sense amplifier SA in a read operation.
- the reference current generator 30 includes four dummy cells DC 0 to DC 3 .
- the dummy cells DC 0 to DC 3 form the middle admittance generator shown in FIG. 5 .
- the dummy cells DC 0 to DC 3 each have the same structure as that of the memory cell MC.
- an MTJ element (resistance element) 31 included in the dummy cell DC 0 has one terminal connected to the bit line BLL, and the other terminal connected to one end of the current path of a selection transistor 32 .
- the other end of the current path of the selection transistor 32 is connected to the bit line BLD, and the gate of the selection transistor 32 is connected to a dummy word line DWL 0 .
- the MTJ element 31 is set at the resistance value Rmin.
- An MTJ element (resistance element) 33 included in the dummy cell DC 1 has one terminal connected to the bit line BLD, and the other terminal connected to one end of the current path of a selection transistor 34 .
- the other end of the current path of the selection transistor 34 is connected to the bit line BLL, and the gate of the selection transistor 34 is connected to a dummy word line DWL 1 .
- the MTJ element 33 is set at the resistance value Rmax.
- An MTJ element (resistance element) 35 included in the dummy cell DC 2 has one terminal connected to the bit line BLL, and the other terminal connected to one end of the current path of a selection transistor 36 .
- the other end of the current path of the selection transistor 36 is connected to the bit line BLR, and the gate of the selection transistor 36 is connected to a dummy word line DWL 2 .
- the MTJ element 35 is set at the resistance value Rmax.
- An MTJ element (resistance element) 37 included in the dummy cell DC 3 has one terminal connected to the bit line BLR, and the other terminal connected to one end of the current path of a selection transistor 38 .
- the other end of the current path of the selection transistor 38 is connected to the bit line BLL, and the gate of the selection transistor 38 is connected to a dummy word line DWL 3 .
- the MTJ element 37 is set at the resistance value Rmin.
- the dummy cells DC 0 to DC 3 having the connection relationships as described above form the middle admittance generator shown in FIG. 5 . Accordingly, the dummy cells DC 0 to DC 3 can generate the reference current Iref middle at an amperage level in between the read currents I 0 and I 1 .
- the column decoder (not shown) turns on the column gate 13 - 1 connected to the bit line BLR 0 , thereby connecting the memory unit BLU ⁇ 0> to the common line CL- 1 .
- the column gate 14 - 1 connected to the bit line BLL 0 is turned off.
- a desired clamp voltage Vc is applied to the gate of the clamp transistor 17 - 1 , and the clamp transistor 17 - 1 sets the bit line BLR 0 at a desired read voltage Vb.
- the sense amplifier SA applies a power supply voltage VDD to the drain of the clamp transistor 17 - 1 .
- the column decoder turns on the column gate 14 - 1 connected to the bit line BLL 0 , thereby connecting the memory unit BLU ⁇ 0> to the common line bCL- 1 .
- the bit line BLL 0 is grounded via the driver 16 - 1 .
- the row decoder 12 - 1 activates the word line WL connected to the memory cell MC as a read target.
- the series of operations described above supply a read current corresponding to the data to the memory cell MC as a read target.
- a certain memory unit BLU e.g., the memory unit BLU ⁇ 4> included in the memory cell array 11 - 2 generates the reference current Iref.
- the column decoder (not shown) turns on the column gate 13 - 2 connected to the bit line BLR 4 , thereby connecting the memory unit BLU ⁇ 4> to the common line CL- 2 .
- the column gate 14 - 2 connected to the bit line BLL 4 is turned off.
- the desired clamp voltage Vc is applied to the gate of the clamp transistor 17 - 2 , and the clamp transistor 17 - 2 sets the bit line BLR 4 at the desired read voltage Vb.
- the row decoder 12 - 2 activates all the dummy word lines DWL 0 to DWL 3 to turn on the selection transistors 32 , 34 , 36 , and 38 included in the dummy cells DC 0 to DC 3 .
- FIG. 6 is a circuit diagram showing the current paths of the reference current generator 30 .
- a first current path P 1 runs through the bit line BLR, the resistance element Rmax of the dummy cell DC 2 , the bit line BLL, the resistance element Rmax of the dummy cell DC 1 , and the bit line BLD.
- a second current path P 2 runs through the bit line BLR, the resistance element Rmin of the dummy cell DC 3 , the bit line BLL, the resistance element Rmin of the dummy cell DC 0 , and the bit line BLD. That is, the reference current generator 30 forms the middle admittance circuit shown in FIG. 5 by the first current path P 1 and second current path P 2 . In a read operation, therefore, the reference current generator 30 generates the reference current Iref middle at an amperage level in between the read current I 0 of a “0” cell and the read current I 1 of a “1” cell.
- the sense amplifier SA senses the data of the memory cell MC as a read target by comparing a read current flowing through the bit line BLR 0 with the reference current Iref flowing through the bit line BLR 4 .
- the dummy cells DC 0 to DC 3 of this embodiment have the same structure as that of the memory cell MC, i.e., the dummy cells DC 0 to DC 3 have the structure shown in FIG. 3 .
- a current in the same direction as that of a “0” write current flows through the MTJ elements 31 and 37 having the resistance value Rmin, i.e., the MTJ elements 31 and 37 storing data “0”.
- a current in the same direction as that of a “1” write current flows through the MTJ elements 33 and 35 having the resistance value Rmax, i.e., the MTJ elements 33 and 35 storing data “1”.
- the reference current generator 30 of this embodiment therefore, it is possible to prevent the magnetization arrangements in the MTJ elements 31 , 33 , 35 , and 37 included in the dummy cells DC 0 to DC 3 from reversing owing to the influence of a read disturbance during a read operation.
- the drivers 15 - 1 and 16 - 1 write data in the memory cell array 11 - 1 .
- the drivers 15 - 2 and 16 - 2 write data in the memory cell array 11 - 2 .
- the operation will be explained by taking the process of writing data in the memory unit BLU ⁇ 0> included in the memory cell array 11 - 1 as an example.
- the column decoder (not shown) turns on the column gate 13 - 1 connected to the bit line BLR 0 , thereby connecting the memory unit BLU ⁇ 0> to the common line CL- 1 . Also, the column decoder (not shown) turns on the column gate 14 - 1 connected to the bit line BLL 0 , thereby connecting the memory unit BLU ⁇ 0> to the common line bCL- 1 .
- the row decoder 12 - 1 activates the word line WL connected to the memory cell MC as a write target.
- one of the terminals D_L and bD_L is set at a positive write voltage Vw and the other is set at the ground voltage VSS (0 V) in accordance with the data to be written. Consequently, the drivers 15 - 1 and 16 - 1 supply a write current to the memory cell MC as a write target, thereby executing the write operation.
- each memory unit BLU has the reference current generator 30 for generating the reference current Iref to be used in the sense operation of the sense amplifier SA.
- the reference current generator 30 generates the reference current Iref middle at an amperage level in between the read current I 0 of a memory cell storing data “0” and the read current I 1 of a memory cell storing data “1”.
- the read margin can be increased for both the read currents I 0 and I 1 . This makes it possible to reduce read errors of the MRAM.
- the MTJ element having the same structure as that of the memory cell MC is used as the resistance element forming the reference current generator 30 .
- a “0” write current flows through the resistance element having the resistance value Rmin, i.e., the resistance element storing data “0”.
- a “1” write current flows through the resistance element having the resistance value Rmax, i.e., the resistance element storing data “1”.
- all the memory units BLU each including the reference current generator 30 have the same configuration. This decreases the imbalance of the bit line capacitance between a bit line for the reference current Iref and a bit line for data read during a read operation. This makes it possible to reduce read errors.
- an MRAM is formed by using a so-called double-gate type memory cell in which two selection transistors are connected to one MTJ element.
- the two selection transistors are used to supply a write current to one MTJ element, so a large write current can be supplied to the MTJ element.
- the idea of generating a reference current Iref middle at an amperage level in between read currents I 0 and I 1 is the same as that of the first embodiment.
- FIG. 7 is a circuit diagram showing the arrangement of one memory unit BLU according to the second embodiment. Note that the arrangement is the same as that shown in FIG. 1 except for the memory unit.
- the memory unit BLU includes bit lines BLR, BLL, and BLD.
- the bit line BLD is grounded.
- the memory unit BLU includes (N+1) memory cells MC.
- Each memory cell MC includes an MTJ element 21 as a variable resistance element, and two selection transistors 22 - 1 and 22 - 2 .
- the arrangement of the MTJ element 21 is the same as that shown in FIG. 3 .
- Each selection transistor 22 is, e.g., an N-channel MOSFET.
- the MTJ element 21 has one terminal connected to the bit line BLL, and the other terminal connected to one end of the current path of each of the selection transistors 22 - 1 and 22 - 2 .
- the other end of the current path of each of the selection transistors 22 - 1 and 22 - 2 is connected to the bit line BLR.
- the gates of the selection transistors 22 - 1 and 22 - 2 are connected to a pair of word lines WL. As the pair of word lines WL are activated at the same timing, the selection transistors 22 - 1 and 22 - 2 are turned on at the same timing.
- the memory unit BLU includes a reference current generator 30 for generating the reference current Iref to be used by a sense amplifier SA in a read operation.
- the reference current generator 30 includes four dummy cells DC 0 to DC 3 .
- the dummy cells DC 0 to DC 3 form a middle admittance generator shown in FIG. 5 .
- the dummy cells DC 0 to DC 3 each have the same structure as that of the memory cell MC.
- An MTJ element (resistance element) 31 included in the dummy cell DC 0 has one terminal connected to the bit line BLD, and the other terminal connected to one end of the current path of each of selection transistors 32 - 1 and 32 - 2 .
- the other end of the current path of each of the selection transistors 32 - 1 and 32 - 2 is connected to the bit line BLL, and the gates of the selection transistors 32 - 1 and 32 - 2 are connected to a pair of dummy word lines DWL 0 .
- the MTJ element 31 is set at a resistance value Rmax.
- An MTJ element (resistance element) 33 included in the dummy cell DC 1 has one terminal connected to the bit line BLL, and the other terminal connected to one end of the current path of each of selection transistors 34 - 1 and 34 - 2 .
- the other end of the current path of each of the selection transistors 34 - 1 and 34 - 2 is connected to the bit line BLD, and the gates of the selection transistors 34 - 1 and 34 - 2 are connected to a pair of dummy word lines DWL 1 .
- the MTJ element 33 is set at a resistance value Rmin.
- An MTJ element (resistance element) 35 included in the dummy cell DC 2 has one terminal connected to the bit line BLR, and the other terminal connected to one end of the current path of each of selection transistors 36 - 1 and 36 - 2 .
- the other end of the current path of each of the selection transistors 36 - 1 and 36 - 2 is connected to the bit line BLL, and the gates of the selection transistors 36 - 1 and 36 - 2 are connected to a pair of dummy word lines DWL 2 .
- the MTJ element 35 is set at the resistance value Rmin.
- An MTJ element (resistance element) 37 included in the dummy cell DC 3 has one terminal connected to the bit line BLL, and the other terminal connected to one end of the current path of each of selection transistors 38 - 1 and 38 - 2 .
- the other end of the current path of each of the selection transistors 38 - 1 and 38 - 2 is connected to the bit line BLR, and the gates of the selection transistors 38 - 1 and 38 - 2 are connected to a pair of dummy word lines DWL 3 .
- the MTJ element 37 is set at the resistance value Rmax.
- the pair of bit lines BLL and BLD are twisted in a specific position, and the pair of bit lines BLR and BLL are twisted in a specific position. More specifically, the bit lines of either pair need only be crossed between adjacent dummy cells DC.
- the pair of bit lines BLL and BLD are crossed once between the dummy cells DC 0 and DC 1 , and further crossed once between the dummy cells DC 1 and DC 2 .
- the pair of bit lines BLR and BLL are crossed once between the dummy cells DC 2 and DC 3 .
- FIG. 8 is a circuit diagram showing the current paths of the reference current generator 30 .
- a first current path P 1 runs through the bit line BLR, the resistance element Rmax of the dummy cell DC 3 , the bit line BLL, the resistance element Rmax of the dummy cell DC 0 , and the bit line BLD.
- a second current path P 2 runs through the bit line BLR, the resistance element Rmin of the dummy cell DC 2 , the bit line BLL, the resistance element Rmin of the dummy cell DC 1 , and the bit line BLD. That is, the reference current generator 30 forms the middle admittance circuit shown in FIG. 5 by the first current path P 1 and second current path P 2 . In a read operation, therefore, the reference current generator 30 generates the reference current Iref middle at an amperage level in between the read current I 0 of a “0” cell and the read current I 1 of a “1” cell.
- the dummy cells DC 0 to DC 3 of this embodiment have the same structure as that of the memory cell MC, i.e., the dummy cells DC 0 to DC 3 have the structure shown in FIG. 3 .
- a current in the same direction as that of a “0” write current flows through the MTJ elements 33 and 35 having the resistance value Rmin, i.e., the MTJ elements 33 and 35 storing data “0”.
- a current in the same direction as that of a “1” write current flows through the MTJ elements 31 and 37 having the resistance value Rmax, i.e., the MTJ elements 31 and 37 storing data “1”.
- the reference current generator 30 of this embodiment therefore, it is possible to prevent the magnetization arrangements in the MTJ elements 31 , 33 , 35 , and 37 included in the dummy cells DC 0 to DC 3 from reversing owing to the influence of a read disturbance during a read operation.
- the read margin can be increased for both the read currents I 0 and I 1 . This makes it possible to reduce read errors.
- the rest of the effects are the same as those of the first embodiment.
- resistance-change memory As described earlier, various memories other than the MRAM can be used as the resistance-change memory.
- An ReRAM and PCRAM will be explained below as other examples of the resistance-change memory.
- FIG. 9 is a schematic view showing the arrangement of a variable resistance element 21 for use in the ReRAM.
- the variable resistance element 21 includes a lower electrode 23 , an upper electrode 27 , and a recording layer 40 sandwiched between them.
- the recording layer 40 is made of a perovskite metal oxide, or a transition metal oxide such as a binary metal oxide.
- a perovskite metal oxide examples include PCMO (Pr 0.7 Ca 0.3 MnO 3 ), Nb-added SrTi(Zr)O 3 , and Cr-added SrTi(Zr)O 3 .
- the binary metal oxide examples of the binary metal oxide are NiO, TiO 2 , and Cu 2 O.
- the resistance value of the variable resistance element 21 changes when the polarity of a voltage to be applied to the element is changed (a bipolar type), or when the absolute value of the voltage to be applied to the element is changed (a unipolar type). Accordingly, the variable resistance element 21 is set in the low-resistance state or high-resistance state by controlling the application voltage. Note that whether the variable resistance element 21 is a bipolar element or unipolar element depends on a material selected as the recording layer 40 .
- variable resistance element 21 is a bipolar element
- a voltage for changing the variable resistance element 21 from the high-resistance state (a reset state) to the low-resistance state (a set state) is a set voltage Vset
- a voltage for changing the variable resistance element 21 from the low-resistance state (set state) to the high-resistance state (reset state) is Vreset
- the set voltage Vset is set at a positive bias that applies a positive voltage to the upper electrode 27 with respect to the lower electrode 23
- the reset voltage Vreset is set at a negative bias that applies a negative voltage to the upper electrode 27 with respect to the lower electrode 23
- the variable resistance element 21 can store 1-bit data by making the low-resistance state and high-resistance state correspond to data “0” and data “1”, respectively.
- Data read is performed by applying a very low read voltage about 1/1000 to 1 ⁇ 4 the reset voltage Vreset. Data can be read by detecting a current flowing through the variable resistance element 21 in this state.
- FIG. 10 is a schematic view showing the arrangement of a variable resistance element 21 for use in the PCRAM.
- the variable resistance element 21 is formed by sequentially stacking a lower electrode 23 , heater layer 41 , recording layer 42 , and upper electrode 27 .
- the recording layer 42 is made of a phase-change material, and set in a crystalline state or amorphous state by heat generated during a write operation.
- Examples of the material of the recording layer 42 are chalcogen compounds such as Ge—Sb—Te, In—Sb—Te, Ag—In—Sb—Te, and Ge—Sn—Te. These materials are desirable to ensure high-speed switching characteristics, high repetitive recording stability, and high reliability.
- the heater layer 41 is in contact with the bottom surface of the recording layer 42 .
- the area by which the heater layer 41 is in contact with the recording layer 42 is desirably smaller than the area of the bottom surface of the recording layer 42 , in order to decrease a portion to be heated by decreasing the contact portion between the heater layer 41 and recording layer 42 , thereby reducing a write current or voltage.
- the heater layer 41 is made of a conductive material, and desirably made of a material selected from, e.g., TiN, TiAlN, TiBN, TiSiN, TaN, TaAlN, TaBN, TaSiN, WN, WAlN, WBN, WSiN, ZrN, ZrAlN, ZrBN, ZrSiN, MoN, Al, Al—Cu, Al—Cu—Si, WSi, Ti, Ti—W, and Cu.
- the heater layer 41 may also be made of the same material as that of the lower electrode 23 described below.
- the area of the lower electrode 23 is larger than that of the heater layer 41 .
- the upper electrode 27 is, e.g., the same as the planar shape of the recording layer 42 .
- Examples of the material of the lower electrode 23 and upper electrode 27 are refractory metals such as Ta, Mo, and W.
- the heating temperature of the recording layer 42 changes, and the recording layer 42 changes to the crystalline state or amorphous state. More specifically, when writing data, a voltage or current is applied between the lower electrode 23 and upper electrode 27 to supply a current from the upper electrode 27 to the lower electrode 23 via the recording layer 42 and heater layer 41 . When the recording layer 42 is heated to nearly the melting point, the recording layer 42 changes to an amorphous phase (high-resistance phase), and maintains the amorphous state even when the application of the voltage or current is stopped.
- amorphous phase high-resistance phase
- the recording layer 42 when the recording layer 42 is heated to nearly a temperature suited for its crystallization by applying a voltage or current between the lower electrode 23 and upper electrode 27 , the recording layer 42 changes to a crystalline phase (low-resistance phase), and maintains the crystalline state even when the application of the voltage or current is stopped.
- the magnitude of a current pulse to be applied to the recording layer 42 is decreased, and the width of the current pulse is increased, compared to those of a current pulse applied when changing the recording layer 42 to the amorphous state.
- the resistance value of the recording layer 42 can be changed by thus heating the recording layer 42 by applying a voltage or current between the lower electrode 23 and upper electrode 27 .
- Whether the recording layer 42 is the crystalline phase or amorphous phase can be discriminated by applying, between the lower electrode 23 and upper electrode 27 , a low voltage or low current by which the recording layer 42 neither crystallizes nor amorphousizes, and reading the voltage or current between the lower electrode 23 and upper electrode 27 .
- This makes it possible to read 1-bit data from the variable resistance element 21 by making the low-resistance state and high-resistance state correspond to data “0” and data “1”, respectively.
Abstract
Description
I0=(1/Rmin)*Vb
I1=(1/Rmax)*Vb
where “*” is a multiplication sign.
Ymid=(Rmax+Rmin)/(2Rmax*Rmin)
Claims (27)
Ymid =(Rmax +Rmin)/(2Rmax*Rmin)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US14/612,000 USRE46920E1 (en) | 2009-06-18 | 2015-04-28 | Semiconductor memory device with variable resistance element |
Applications Claiming Priority (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2009-145469 | 2009-06-18 | ||
JP2009145469A JP2011003241A (en) | 2009-06-18 | 2009-06-18 | Semiconductor memory |
US12/818,028 US8369129B2 (en) | 2009-06-18 | 2010-06-17 | Semiconductor memory device with variable resistance element |
US14/612,000 USRE46920E1 (en) | 2009-06-18 | 2015-04-28 | Semiconductor memory device with variable resistance element |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/818,028 Reissue US8369129B2 (en) | 2009-06-18 | 2010-06-17 | Semiconductor memory device with variable resistance element |
Publications (1)
Publication Number | Publication Date |
---|---|
USRE46920E1 true USRE46920E1 (en) | 2018-06-26 |
Family
ID=43354219
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/818,028 Ceased US8369129B2 (en) | 2009-06-18 | 2010-06-17 | Semiconductor memory device with variable resistance element |
US14/612,000 Active 2030-08-26 USRE46920E1 (en) | 2009-06-18 | 2015-04-28 | Semiconductor memory device with variable resistance element |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/818,028 Ceased US8369129B2 (en) | 2009-06-18 | 2010-06-17 | Semiconductor memory device with variable resistance element |
Country Status (2)
Country | Link |
---|---|
US (2) | US8369129B2 (en) |
JP (1) | JP2011003241A (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20220351766A1 (en) * | 2021-04-30 | 2022-11-03 | Taiwan Semiconductor Manufacturing Co., Ltd. | Circuit design and layout with high embedded memory density |
Families Citing this family (34)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8946046B1 (en) | 2012-05-02 | 2015-02-03 | Crossbar, Inc. | Guided path for forming a conductive filament in RRAM |
US9601692B1 (en) | 2010-07-13 | 2017-03-21 | Crossbar, Inc. | Hetero-switching layer in a RRAM device and method |
US9570678B1 (en) | 2010-06-08 | 2017-02-14 | Crossbar, Inc. | Resistive RAM with preferental filament formation region and methods |
US9013911B2 (en) * | 2011-06-23 | 2015-04-21 | Crossbar, Inc. | Memory array architecture with two-terminal memory cells |
US8569172B1 (en) | 2012-08-14 | 2013-10-29 | Crossbar, Inc. | Noble metal/non-noble metal electrode for RRAM applications |
US8884261B2 (en) | 2010-08-23 | 2014-11-11 | Crossbar, Inc. | Device switching using layered device structure |
USRE46335E1 (en) | 2010-11-04 | 2017-03-07 | Crossbar, Inc. | Switching device having a non-linear element |
US8502185B2 (en) | 2011-05-31 | 2013-08-06 | Crossbar, Inc. | Switching device having a non-linear element |
JP2012204399A (en) | 2011-03-23 | 2012-10-22 | Toshiba Corp | Resistance change memory |
KR20120115798A (en) | 2011-04-11 | 2012-10-19 | 에스케이하이닉스 주식회사 | Semiconductor intergrated circuit and operating method thereof |
US9620206B2 (en) | 2011-05-31 | 2017-04-11 | Crossbar, Inc. | Memory array architecture with two-terminal memory cells |
US8619459B1 (en) | 2011-06-23 | 2013-12-31 | Crossbar, Inc. | High operating speed resistive random access memory |
US9166163B2 (en) | 2011-06-30 | 2015-10-20 | Crossbar, Inc. | Sub-oxide interface layer for two-terminal memory |
US9627443B2 (en) | 2011-06-30 | 2017-04-18 | Crossbar, Inc. | Three-dimensional oblique two-terminal memory with enhanced electric field |
US9564587B1 (en) | 2011-06-30 | 2017-02-07 | Crossbar, Inc. | Three-dimensional two-terminal memory with enhanced electric field and segmented interconnects |
US8946669B1 (en) | 2012-04-05 | 2015-02-03 | Crossbar, Inc. | Resistive memory device and fabrication methods |
JP5811693B2 (en) * | 2011-08-25 | 2015-11-11 | ソニー株式会社 | Resistance change type memory device and driving method thereof |
JP2013097843A (en) | 2011-11-02 | 2013-05-20 | Toshiba Corp | Semiconductor memory device |
US8576617B2 (en) * | 2011-11-10 | 2013-11-05 | Qualcomm Incorporated | Circuit and method for generating a reference level for a magnetic random access memory element |
US9685608B2 (en) | 2012-04-13 | 2017-06-20 | Crossbar, Inc. | Reduced diffusion in metal electrode for two-terminal memory |
US8658476B1 (en) | 2012-04-20 | 2014-02-25 | Crossbar, Inc. | Low temperature P+ polycrystalline silicon material for non-volatile memory device |
US9583701B1 (en) | 2012-08-14 | 2017-02-28 | Crossbar, Inc. | Methods for fabricating resistive memory device switching material using ion implantation |
US9741765B1 (en) | 2012-08-14 | 2017-08-22 | Crossbar, Inc. | Monolithically integrated resistive memory using integrated-circuit foundry compatible processes |
US9576616B2 (en) | 2012-10-10 | 2017-02-21 | Crossbar, Inc. | Non-volatile memory with overwrite capability and low write amplification |
US9478283B2 (en) * | 2012-11-20 | 2016-10-25 | Panasonic Intellectual Property Management Co., Ltd. | Nonvolatile semiconductor storage device having improved reading and writing speed characteristics |
US9412446B1 (en) * | 2013-08-16 | 2016-08-09 | Sandia Corporation | Multilevel resistive information storage and retrieval |
US10290801B2 (en) | 2014-02-07 | 2019-05-14 | Crossbar, Inc. | Scalable silicon based resistive memory device |
JP6415956B2 (en) * | 2014-12-09 | 2018-10-31 | 東芝メモリ株式会社 | Semiconductor memory device and control method thereof |
JP6824504B2 (en) | 2015-03-06 | 2021-02-03 | 株式会社BlueSpin | Magnetic memory, data writing method to magnetic memory and semiconductor device |
JP2016194964A (en) | 2015-04-01 | 2016-11-17 | 株式会社BlueSpin | Magnetic memory and operation method thereof |
US9747966B2 (en) * | 2015-08-25 | 2017-08-29 | Toshiba Memory Corporation | Semiconductor memory device for sensing memory cell with variable resistance |
US9542988B1 (en) | 2015-09-09 | 2017-01-10 | Kabushiki Kaisha Toshiba | Semiconductor memory device |
TWI630607B (en) | 2016-09-09 | 2018-07-21 | 東芝記憶體股份有限公司 | Memory device |
JP2019054197A (en) * | 2017-09-19 | 2019-04-04 | 東芝メモリ株式会社 | Storage device |
Citations (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6445612B1 (en) | 2001-08-27 | 2002-09-03 | Motorola, Inc. | MRAM with midpoint generator reference and method for readout |
US6567330B2 (en) | 2001-08-17 | 2003-05-20 | Kabushiki Kaisha Toshiba | Semiconductor memory device |
US6862228B2 (en) | 2003-01-07 | 2005-03-01 | Industrial Technology Research Institute | High reliable reference current generator for MRAM |
US20070145345A1 (en) * | 2005-12-28 | 2007-06-28 | Kabushiki Kaisha Toshiba | Non-volatile switching element, method for manufacturing the same, and integrated circuit having non-volatile switching elements |
US20080211011A1 (en) * | 2007-02-20 | 2008-09-04 | Akira Takashima | Nonvolatile semiconductor memory element and nonvolatile semiconductor memory device |
US7457150B2 (en) * | 2006-05-24 | 2008-11-25 | Kabushiki Kaisha Toshiba | Semiconductor memory |
US7755923B2 (en) * | 2008-09-18 | 2010-07-13 | Seagate Technology Llc | Memory array with read reference voltage cells |
US7952916B2 (en) * | 2008-02-07 | 2011-05-31 | Kabushiki Kaisha Toshiba | Resistance-change memory |
Family Cites Families (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP4987616B2 (en) * | 2006-08-31 | 2012-07-25 | 株式会社東芝 | Magnetic random access memory and resistive random access memory |
JP4896830B2 (en) * | 2007-07-03 | 2012-03-14 | 株式会社東芝 | Magnetic random access memory |
-
2009
- 2009-06-18 JP JP2009145469A patent/JP2011003241A/en active Pending
-
2010
- 2010-06-17 US US12/818,028 patent/US8369129B2/en not_active Ceased
-
2015
- 2015-04-28 US US14/612,000 patent/USRE46920E1/en active Active
Patent Citations (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6567330B2 (en) | 2001-08-17 | 2003-05-20 | Kabushiki Kaisha Toshiba | Semiconductor memory device |
US6445612B1 (en) | 2001-08-27 | 2002-09-03 | Motorola, Inc. | MRAM with midpoint generator reference and method for readout |
WO2003019567A1 (en) | 2001-08-27 | 2003-03-06 | Motorola, Inc., A Corporation Of The State Of Delaware | Mram with midpoint generator reference |
JP2005501370A (en) | 2001-08-27 | 2005-01-13 | モトローラ・インコーポレイテッド | MRAM with intermediate value generator reference |
US6862228B2 (en) | 2003-01-07 | 2005-03-01 | Industrial Technology Research Institute | High reliable reference current generator for MRAM |
US20070145345A1 (en) * | 2005-12-28 | 2007-06-28 | Kabushiki Kaisha Toshiba | Non-volatile switching element, method for manufacturing the same, and integrated circuit having non-volatile switching elements |
US7608849B2 (en) * | 2005-12-28 | 2009-10-27 | Kabushiki Kaisha Toshiba | Non-volatile switching element, method for manufacturing the same, and integrated circuit having non-volatile switching elements |
US7457150B2 (en) * | 2006-05-24 | 2008-11-25 | Kabushiki Kaisha Toshiba | Semiconductor memory |
US20080211011A1 (en) * | 2007-02-20 | 2008-09-04 | Akira Takashima | Nonvolatile semiconductor memory element and nonvolatile semiconductor memory device |
US7952916B2 (en) * | 2008-02-07 | 2011-05-31 | Kabushiki Kaisha Toshiba | Resistance-change memory |
US7755923B2 (en) * | 2008-09-18 | 2010-07-13 | Seagate Technology Llc | Memory array with read reference voltage cells |
Non-Patent Citations (1)
Title |
---|
Background Art Information. |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20220351766A1 (en) * | 2021-04-30 | 2022-11-03 | Taiwan Semiconductor Manufacturing Co., Ltd. | Circuit design and layout with high embedded memory density |
US11545202B2 (en) * | 2021-04-30 | 2023-01-03 | Taiwan Semiconductor Manufacturing Company, Ltd. | Circuit design and layout with high embedded memory density |
US11961545B2 (en) | 2021-04-30 | 2024-04-16 | Taiwan Semiconductor Manufacturing Company, Ltd. | Circuit design and layout with high embedded memory density |
Also Published As
Publication number | Publication date |
---|---|
US20100321980A1 (en) | 2010-12-23 |
US8369129B2 (en) | 2013-02-05 |
JP2011003241A (en) | 2011-01-06 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
USRE46920E1 (en) | Semiconductor memory device with variable resistance element | |
US8040718B2 (en) | Semiconductor memory device | |
US10770141B2 (en) | Semiconductor memory devices including a memory array and related method incorporating different biasing schemes | |
US8014219B2 (en) | Semiconductor memory device | |
US8189363B2 (en) | Resistance change memory | |
US8223565B2 (en) | Resistance change memory with current control and voltage control during a write operation, and write method of the same | |
JP4538067B2 (en) | Semiconductor memory device | |
US7961534B2 (en) | Semiconductor memory device for writing data to multiple cells simultaneously and refresh method thereof | |
JP4846817B2 (en) | Resistance change memory | |
US7843715B2 (en) | Memory cell of a resistive semiconductor memory device, a resistive semiconductor memory device having a three-dimensional stack structure, and related methods | |
US7499303B2 (en) | Binary and ternary non-volatile CAM | |
JP5032621B2 (en) | Nonvolatile semiconductor memory and manufacturing method thereof | |
US20120155146A1 (en) | Resistance-change memory | |
US20120243297A1 (en) | Resistance change type memory | |
JP2007115956A (en) | Semiconductor memory | |
CN108288479B (en) | Semiconductor device with a plurality of transistors | |
US7843716B2 (en) | Nonvolatile memory device having memory and reference cells | |
US20120069629A1 (en) | Semiconductor memory device | |
KR101077426B1 (en) | Semiconductor memory device | |
KR102427526B1 (en) | Random access memory |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: TOSHIBA MEMORY CORPORATION, JAPAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:KABUSHIKI KAISHA TOSHIBA;REEL/FRAME:043194/0647 Effective date: 20170630 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 8TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1552); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 8 |
|
AS | Assignment |
Owner name: K.K. PANGEA, JAPAN Free format text: MERGER;ASSIGNOR:TOSHIBA MEMORY CORPORATION;REEL/FRAME:055659/0471 Effective date: 20180801 Owner name: TOSHIBA MEMORY CORPORATION, JAPAN Free format text: CHANGE OF NAME AND ADDRESS;ASSIGNOR:K.K. PANGEA;REEL/FRAME:055669/0401 Effective date: 20180801 Owner name: KIOXIA CORPORATION, JAPAN Free format text: CHANGE OF NAME AND ADDRESS;ASSIGNOR:TOSHIBA MEMORY CORPORATION;REEL/FRAME:055669/0001 Effective date: 20191001 |