USRE45781E1 - Toughness, adhesion and smooth metal lines of porous low K dielectric interconnect structures - Google Patents

Toughness, adhesion and smooth metal lines of porous low K dielectric interconnect structures Download PDF

Info

Publication number
USRE45781E1
USRE45781E1 US14/176,526 US201414176526A USRE45781E US RE45781 E1 USRE45781 E1 US RE45781E1 US 201414176526 A US201414176526 A US 201414176526A US RE45781 E USRE45781 E US RE45781E
Authority
US
United States
Prior art keywords
porous dielectric
dielectric layers
thin
layer
porous
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
US14/176,526
Inventor
Jeffrey C. Hedrick
Kang-Wook Lee
Kelly Malone
Christy S. Tyberg
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
GlobalFoundries US Inc
Original Assignee
GlobalFoundries Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by GlobalFoundries Inc filed Critical GlobalFoundries Inc
Priority to US14/176,526 priority Critical patent/USRE45781E1/en
Assigned to GLOBALFOUNDRIES U.S. 2 LLC reassignment GLOBALFOUNDRIES U.S. 2 LLC ASSIGNMENT OF ASSIGNOR'S INTEREST Assignors: INTERNATIONAL BUSINESS MACHINES CORPORATION
Assigned to GLOBALFOUNDRIES INC. reassignment GLOBALFOUNDRIES INC. ASSIGNMENT OF ASSIGNOR'S INTEREST Assignors: GLOBALFOUNDRIES U.S. 2 LLC, GLOBALFOUNDRIES U.S. INC.
Application granted granted Critical
Publication of USRE45781E1 publication Critical patent/USRE45781E1/en
Assigned to GLOBALFOUNDRIES U.S. INC. reassignment GLOBALFOUNDRIES U.S. INC. ASSIGNMENT OF ASSIGNOR'S INTEREST Assignors: GLOBALFOUNDRIES INC.
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/22—Diffusion of impurity materials, e.g. doping materials, electrode materials, into or out of a semiconductor body, or between semiconductor regions; Interactions between two or more impurities; Redistribution of impurities
    • H10D64/011—
    • H10P14/683—
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02107—Forming insulating materials on a substrate
    • H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
    • H01L21/02112—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
    • H01L21/02123—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon
    • H01L21/02126—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon the material containing Si, O, and at least one of H, N, C, F, or other non-metal elements, e.g. SiOC, SiOC:H or SiONC
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02107—Forming insulating materials on a substrate
    • H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
    • H01L21/02203—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates the layer being porous
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02107—Forming insulating materials on a substrate
    • H01L21/02225—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer
    • H01L21/0226—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process
    • H01L21/02282—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process liquid deposition, e.g. spin-coating, sol-gel techniques, spray coating
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02107—Forming insulating materials on a substrate
    • H01L21/02296—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer
    • H01L21/02318—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer post-treatment
    • H01L21/02362—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer post-treatment formation of intermediate layers, e.g. capping layers or diffusion barriers
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H01L21/314—Inorganic layers
    • H01L21/316—Inorganic layers composed of oxides or glassy oxides or oxide based glass
    • H01L21/31695—Deposition of porous oxides or porous glassy oxides or oxide based porous glass
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
    • H01L21/76802—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics
    • H01L21/76807—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics for dual damascene structures
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
    • H01L21/7682—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing the dielectric comprising air gaps
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
    • H01L21/76829—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing characterised by the formation of thin functional dielectric layers, e.g. dielectric etch-stop, barrier, capping or liner layers
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
    • H01L21/76829—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing characterised by the formation of thin functional dielectric layers, e.g. dielectric etch-stop, barrier, capping or liner layers
    • H01L21/76832—Multiple layers
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
    • H01L21/76835—Combinations of two or more different dielectric layers having a low dielectric constant
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
    • H01L23/5222—Capacitive arrangements or effects of, or between wiring layers
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
    • H01L23/532—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body characterised by the materials
    • H01L23/5329—Insulating materials
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
    • H01L23/532—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body characterised by the materials
    • H01L23/5329—Insulating materials
    • H01L23/53295—Stacked insulating layers
    • H10P14/6548—
    • H10P14/662—
    • H10P32/00—
    • H10W20/071—
    • H10W20/072—
    • H10W20/074—
    • H10W20/075—
    • H10W20/084—
    • H10W20/46—
    • H10W20/47—
    • H10W20/48—
    • H10W20/495—
    • H10P14/6342—
    • H10P14/665—
    • H10P14/6686—
    • H10P14/6922—
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T428/00—Stock material or miscellaneous articles
    • Y10T428/31504—Composite [nonstructural laminate]
    • Y10T428/31652—Of asbestos
    • Y10T428/31663—As siloxane, silicone or silane

Definitions

  • This invention relates to interconnect structures for high-speed microprocessors, application specific integrated circuits (ASICs), and other high speed IC's.
  • the invention provides ultra low dielectric constant (low-k) interconnect structures having enhanced circuit speed, precise values of conductor resistance, and improved mechanical integrity.
  • the structures of this invention have improved toughness and adhesion along with improved control over the metal line resistance compared to conventional structures.
  • the present invention also provides many additional advantages which shall become apparent as described below.
  • the structures of this invention are unique in that they have an ultra-thin non-porous tough dielectric layer between the porous dielectric and the buried etch stop layer.
  • This tough, thin non-porous dielectric layer serves several purposes: it improves toughness, adhesion and reliability of the interconnect structure.
  • the non-porous layer is a version of the porous dielectric with a fracture toughness of greater than 0.3 MPa-m 1/2 which will covalently bond with the porous dielectric to create one network, while increasing the surface area of contact with the etch stop layer by eliminating pores at the surface.
  • Increased toughness is achieved by incorporating a tough material near the interface in the area of increased stress in the structure.
  • This type of tough material does not have the necessary properties to support the very small pores required by the porous dielectric and therefore generally cannot be used as the matrix for the porous dielectric.
  • smoother lines can be achieved by eliminating pores at the bottom of the etch stop.
  • the present invention is directed to a metal wiring plus porous low dielectric constant (low-k) interconnect structure having improved toughness and adhesion, of the dual damascene type with a spin-on buried RIE stop.
  • the inventive structure is comprised of: a) a multilayer of all spin-on dielectric materials which are applied sequentially in a single tool, and then cured in a single furnace cure step, and b) a plurality of patterned metal conductors within the dielectric multilayer.
  • the improved toughness and adhesion is obtained by incorporating a thin, non-porous dielectric layer, which has a fracture toughness greater than 0.3 MPa-m 1/2 , between the porous dielectric and the etch stop, between the etch stop and the porous dielectric, or both.
  • a structure and in particular an electrical interconnect structure, comprises a substrate; a plurality of porous dielectric layers disposed on the substrate; an etch stop layer disposed between a first of the dielectric layers and a second of the dielectric layers; and at least one thin, non-porous dielectric layer disposed between at least one of the porous dielectric layers and the etch stop layer.
  • the thin, non-porous dielectric layer may have a thickness of substantially 25 to 150 Angstroms.
  • the thin, non-porous dielectric layer has a composition with reactive functionalities identical to those of the porous dielectric layers and in particular a composition which forms a covalent bond with the composition of the porous dielectric layers.
  • the thin, non-porous dielectric layer may be comprised of a material selected from the group consisting of SiLKTM, GX-3TM, or other low k dielectric materials that exhibit fracture toughness values greater than 0.3 MPa-m 1/2 , preferably greater than 0.35 MPa-m 1/2 , and will covalently bond to the porous dielectric layer.
  • Materials of this kind are described in Patent Cooperation Treaty International Patent Application WO 00/40637 entitled Low Dielectric Constant Polymers Having Good Adhesion and Toughness and Articles Made With Such Polymers of Edward O. Shaffer II et al. which is assigned to The Dow Chemical Company.
  • At least one of the porous dielectric layers is comprised of a material selected from the group consisting of porous SiLKTM, GX-3pTM, or other porous low-k dielectric layers. Materials of this kind are described in Patent Cooperation Treaty International Patent Application WO 00/31183 entitled A composition containing a cross-linkable matrix precursor and a porogen, and a porous matrix prepared therefrom of Kenneth, J. Bruza et al. which is assigned to The Dow Chemical Company, the contents of which are incorporated herein in their entirety by reference. It may have a thickness of substantially 600-5000 Angstroms. In general, at least one of the porous dielectric layers has the same chemical composition as another of the porous dielectric layers. At least one of the porous dielectric layers may be of substantially the same thickness as another of the porous dielectric layers and have a thickness of substantially 600-5000 Angstroms.
  • the etch stop layer may be comprised of HOSPTM, HOSP BEStTM, EnsembleTM Etch Stop, EnsembleTM Hard Mask, organo silsesquioxanes, hydrido silsesquioxanes, hydrido-organo silsesquioxanes, siloxanes, or other spin-on material with etch selectivity to the porous dielectric. Materials of this kind are described in U.S. Pat. No. 6,218,020 entitled Dielectric films from organohydridosiloxane resins with high organic content of Nigel P. hacker et al. which is assigned to AlliedSignal Inc., and U.S. Pat. No.
  • the structure may further comprise a plurality of patterned metal conductors formed within a multilayer stack of porous dielectric layers on the substrate, the stack including the plurality of porous dielectric layers. At least one of the patterned metal conductors may be an electrical via or a line connected to the via.
  • the invention is also directed to a method for forming an electrical interconnect structure on a substrate, the structure having a plurality of porous dielectric layers disposed on the substrate and an etch stop layer between a first of the dielectric layers and a second of the dielectric layers.
  • the method comprises forming at least one thin, non-porous dielectric layer between at least one of the porous dielectric layers and the etch stop layer.
  • the method further comprising forming a multilayer stack of porous dielectric layers on the substrate, the stack including the plurality of porous dielectric layers, and forming a plurality of patterned metal conductors within the multilayer stack. At least one of the patterned metal conductors may be formed as an electrical via. At least one of the patterned metal conductors may be a line connected to the via.
  • the multilayer dielectric stack is applied to the substrate by spin coating.
  • the method may further comprise baking the individual layers of the multilayer dielectric stack on a hot plate.
  • the method may further comprise curing the multilayer dielectric stack. The curing of the multiplayer dielectric stack may be accomplished using a furnace in a single step.
  • the method also includes applying a miltilayer dielectric stack to the substrate and baking the multilayer dielectric stack, so that the applying and baking are accomplished in a single spin-coat tool. Additional dielectric layers may be added, and dual damascene conductors may be formed in the additional layers.
  • FIG. 1 is a schematic drawing of a porous dielectric with a buried etch stop in accordance with the prior art, before RIE and metallization.
  • FIG. 2A is a schematic drawing of a structure in accordance with the invention with a thin layer below the etch stop before RIE and metallization.
  • FIG. 2B is a schematic drawing of a structure in accordance with the invention with a thin layer above the etch stop before RIE and metallization.
  • FIG. 2C is a schematic drawing of a structure in accordance with the invention with a thin layer both above and below the etch stop before RIE and metallization.
  • FIG. 3 is a schematic drawing of a structure in accordance with the invention, after RIE and metallization.
  • a structure on which, for example, an integrated circuit may be fabricated includes a substrate 1 , a first porous dielectric layer 5 , and a second porous dielectric layer 13 .
  • an etch stop layer 9 may be disposed between dielectric layers 5 and 13 .
  • Substrate 1 is generally comprised of silicon, and may include a dielectric, a metal region, an adhesion promoter, or any combination thereof.
  • Substrate 1 may be a semiconductor wafer of a different composition
  • porous dielectic layers 5 and 13 may be comprised of a material sold under the trademark porous SiLK(TM) (a Dow Chemical Company proprietary organic ultra low-k interlayer dielectric resin). Other possible materials include GX-3pTM, or other porous low k dielectric materials.
  • a non-porous dielectric layer with a fracture toughness greater than 0.3 MPa-m 1/2 7 is provided between porous dielectric layer 5 and etch stop layer 9 .
  • Dielectric layer 7 may have a thickness of approximately 25-150 Angstroms.
  • Dielectric layer 7 has increased fracture toughness compared to porous SiLKTM due to a decreased network density, as described in above mentioned International Patent Application WO 00/40637.
  • This structure has the same reactive functionalities as a porous SiLKTM layer and can crosslink with a porous SiLKTM layer.
  • Layer 7 preferably has a highly aromatic structure, which is thermally stable to approximately 425° C. with a glass transition temperature above 430° C., and a low dielectric constant of approximately 2.65.
  • FIG. 2B The structure of FIG. 2B is similar to that of FIG. 2A , but does not include layer 7 . Instead, the structure of FIG. 2B includes a layer 11 disposed between etch stop layer 9 and porous dielectric layer 13 . Layer 11 may be, in all respects except location, similar to layer 7 .
  • the structure shown therein includes both a layer 7 and a layer 11 , having the characteristics described above. A more specific example is described below with respect to FIG. 3 .
  • FIG. 3 schematically illustrates a specific embodiment of the invention.
  • a substrate 1 may contain transistors and an array of conductor elements.
  • An interconnect structure 3 in accordance with the invention, is disposed on the substrate 1 .
  • Structure 3 is comprised of a first porous SiLKTM dielectric layer 5 , having a thickness of 600-5000 Angstroms and having a highly aromatic structure which is thermally stable to approximately 425° C., with a glass transition temperature above approximately 450° C., and a low dielectric constant of approximately 2.2.
  • a thin non porous SiLKTM layer 7 having a fracture toughness greater than 0.30 MPa-m 1/2 and having a thickness of approximately 25-150 Angstroms, is disposed on the first porous SiLK layer 5 .
  • layer 7 has increased fracture toughness compared to porous SiLK due to a decreased network density.
  • This structure has the same reactive functionalities as the porous SiLK layer 5 and can crosslink with porous SiLK layer 5 .
  • Layer 7 is a highly aromatic structure which is thermally stable to approximately 425° C. with a glass transition temperature above approximately 430° C., and a low dielectric constant of approximately 2.65.
  • a HOSP BEStTM (a spin-on hybrid organic-inorganic low-k dielectric) etch stop layer 9 of thickness 200-600 Angstroms (more preferably 200-300 Angstroms), and having an atomic composition that gives etch selectivity of at least 10:1 to the porous dielectric is disposed on the thin SiLKTM layer 7 .
  • the material of layer 9 has good adhesion to SiLKTM, thermal stability to approximately 450° C., and a low dielectric constant of approximately 2.7.
  • a thin non-porous SiLK layer 11 having a fracture toughness greater than 0.30 MPa-m 1/2 and having a thickness of approximately 25-150 Angstrom, is disposed on the etch stop layer 9 .
  • Layer 11 has increased fracture toughness compared to porous SiLKTM due to a decreased network density.
  • Layer 11 has the same reactive functionalities as a porous SiLKTM layer and can crosslink with a porous SiLKTM layer.
  • Layer 11 has a highly aromatic structure which is thermally stable to approximately 425° C. with a glass transition temperature above approximately 430° C., and a low dielectric constant of approximately 2.65.
  • a second porous SiLK dielectric layer 13 having a thickness of approximately 600-5000 Angstroms, and having a highly aromatic structure which is thermally stable to approximately 425° C. with a glass transition temperature above approximately 450° C., and a low dielectric constant of approximately 2.2, is disposed on the thin SiLKTM layer 11 .
  • Patterned metal lines 17 and vias 18 are formed within the dielectric multilayer of FIG. 3 .
  • dielectric layers 5 and 13 may be used for dielectric layers 5 and 13 , for etch stop layer 9 , and for the thin toughening layers 7 and 11 .
  • the inventive interconnect structure 3 is applied to the substrate 1 by spin on techniques.
  • the first layer 5 in the structure is preferably a porous low k dielectric with a desired thickness of 600-5000 ⁇ .
  • This low k dielectric is applied by a spin-on technique with a spin speed of 1000-4000 rpm. After spinning the low k dielectric is hot plate baked to dry the solvent and render the film insoluble at 200-400° C. for 1-2 minutes. This time and temperature is sufficient to render the film insoluble without eliminating the porogen.
  • a thin layer of a dielectric having a fracture toughness greater than 0.30 MPa-m 1/2 7 capable of crosslinking with the bottom porous dielectric layer, and having a thickness of approximately 25-150 Angstroms is applied by spin coating.
  • the dielectric After spinning the dielectric is hot plate baked to dry the solvent and render the film insoluble at 200-400° C. for 1-2 minutes.
  • the buried RIE etch stop layer 9 After cooling, the buried RIE etch stop layer 9 , with a desired thickness of approximately 200-600 Angstroms, is applied by a spin-on technique with a spin speed of 1000-4000 rpm.
  • the etch stop layer is hot plate baked to dry the solvent and render the film insoluble at 200-400° C. for 1-2 minutes. This time promotes sufficient crosslinking to render the film insoluble.
  • a second thin layer of a dielectric having a fracture toughness greater than 0.30 MPa-m 1/2 11 capable of crosslinking with the top porous dielectric layer, and having a thickness of 25-150 Angstroms is applied by spin coating.
  • the low k dielectric After spinning the low k dielectric is hot plate baked to dry the solvent and render the film insoluble at 200-400° C. for 1-2 minutes. After cooling, the top dielectric layer 13 is applied in a similar fashion. Layer 13 may be of the same composition as layer 5 , but with a slightly higher thickness. The desired thickness of the top low k dielectric layer 13 is approximately 600-5000 Angstroms. This layer is spun at 1000-4000 rpm, then hot plate baked at approximately 100-400° C. for approximately 30-120 seconds to partially- dry the solvent.
  • the stack of dielectric layers is cured in a single cure step
  • the wafer is placed in a furnace in an atmosphere of pure N 2 (with very low O 2 and H 2 O concentrations) and cured at approximately 300-450° C. for approximately 15 minutes to 3 hours to crosslink the stack and burn out the sacrificial porogen.
  • the first layer of low k dielectric porous SiLKTM is applied to the substrate by spin coating (layer 5 , FIG. 3 ). After spinning, the wafer is placed on a 250° C. hot plate for 2 minute to partially dry the solvent. It is then transferred to a 310° C. hot plate for 2 minutes and a 400° C. hot plate for 2 minutes. This time and temperature are sufficient to render the film insoluble.
  • SiLKTM such as, for example, the composition specified in International Patent Application WO 00/40637 on page 17, Table II
  • resin I diluted to achieve a film thickness of about 100 ⁇ at a spin speed of 3000 rpm is applied to the wafer and spun at 3000 rpm for 30 seconds, to produce layer 7 ( FIG. 3 ).
  • the wafer is placed on a hot plate at 310° C. for 1 minute to dry the solvent. It is then moved to a 400° C. hot plate for 2 minutes to partially crosslink the film. This time and temperature are sufficient to render the film insoluble.
  • the second layer of porous SiLKTM is applied in a manner similar to that for the first layer to produce layer 13 ( FIG. 3 ). Porous SiLKTM is applied to the wafer and the wafer is spun at 3000 rpm for 30 seconds. The wafer is placed on a 250° C. hot plate for 2 minute to partially dry the solvent.
  • the wafer is placed in an oxygen controlled oven and cured at 430° C. for 80 minutes to cure the SILK and etch stop layers, to promote crosslinking between the layers, and to thermally degrade and burn out the porogen.
  • the cured wafer containing the layers described above was placed in a PE CVD reactor and a 350 Angstrom layer of silicon nitride 15 was deposited at 350° C., and then a 1500 Angstrom layer of SiO 2 was deposited at 350° C. This completes the formation of the dielectric multilayer of Example 1.
  • Lithography and etching processes are then performed as described in the above referenced U.S. Pat. Na. 6,383,920.
  • the dual damascene structure is then completed using standard process methods known in the industry (the etched trench and via opening are filled with a liner and then with copper, and the copper is planarized by CMP).
  • silicon dioxide layer deposited in step C. is removed, leaving the structure shown in FIG. 3 . It should be noted that all the dielectric layers ( 5 , 7 , 9 , 11 and 13 ) shown in FIG. 3 have been cured in a single furnace cure step after sequential application of the 5 layers in a single spin/apply tool.
  • the structure of the invention has improved adhesion over conventional buried etch stop structures because the non-porous layer will increase the surface area of contact with the etch stop layer by eliminating pores at the surface, and form covalent bonds with the porous dielectric to create one network.
  • Increased toughness is achieved by incorporating a tough material near the interface in the area of increased stress in the dielectric stack.
  • This type of tough material may not have the necessary properties to support very small pores required by the porous dielectric and therefore cannot be used as the matrix for the porous dielectric.
  • Incorporating a non-porous dielectric layer between the etch stop and the porous dielectric layer allows for smoother lines by eliminating pores at the bottom of the etch stop.
  • the last step of the RIE process that includes the cap open step may result in the line bottoms etching through the etch stop and landing on the top of the dielectric that is directly below the etch stop.
  • Incorporation of the thin dense dielectric between the via level porous dielectric and the etch stop will result in decreased line roughness compared with the conventional structure that has the porous dielectric directly below the etch stop.

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
  • Manufacturing & Machinery (AREA)

Abstract

A structure useful for electrical interconnection comprises a substrate; a plurality of porous dielectric layers disposed on the substrate; an etch stop layer disposed between a first of the dielectric layers and a second of the dielectric layers; and at least one thin, tough, non-porous dielectric layer disposed between at least one of the porous dielectric layers and the etch stop layer. A method for forming the structure comprising forming a multilayer stack of porous dielectric layers on the substrate, the stack including the plurality of porous dielectric layers, and forming a plurality of patterned metal conductors within the multilayer stack. Curing of the multilayer dielectric stack may be in a single cure step in a furnace. The application and hot plate baking of the individual layers of the multi layer dielectric stack may be accomplished in a single spin-coat tool, without being removed, to fully cure the stack until all dielectric layers have been deposited.

Description

CROSS REFERENCE TO RELATED APPLICATION
This application claims priority, under 35 U.S.C. 119(e), from provisional patent application serial No. 60/339,734 filed on Dec. 13, 2001.
This application is related to application serial number 10/290,616 (currently allowed), entitled Porous Low-k Dielectric Interconnects with Improved Adhesion Produced by Partial Burnout of Surface Porogens, assigned to the same assignee as the present application, and filed of even date herewith.
BACKGROUND OF THE INVENTION
1. Field of the Invention
This invention relates to interconnect structures for high-speed microprocessors, application specific integrated circuits (ASICs), and other high speed IC's. The invention provides ultra low dielectric constant (low-k) interconnect structures having enhanced circuit speed, precise values of conductor resistance, and improved mechanical integrity. The structures of this invention have improved toughness and adhesion along with improved control over the metal line resistance compared to conventional structures. The present invention also provides many additional advantages which shall become apparent as described below.
2. Background Art
This application is related to application Ser. No. 09/795,431, entitled Low-k Dielectric Interconnect Structure Comprised of a Multi Layer of Spin-On Porous Dielectrics, assigned to the same assignee as the present application, and filed on Feb. 28, 2001, the contents of which are incorporated herein by reference.
Many low-k dielectric plus copper interconnect structures of the dual damascene type are known. For example, reference is made to U.S. Pat. No. 6,383,920, which is assigned to the same assignee as the present invention, and is incorporated in its entirety by reference, as if fully set forth herein. However, in order to achieve the necessary reduction in the RC delay in the future generations, porous materials must be used as the dielectric. In addition, due to the 5-20 nanometer pore sizes of porous organic materials, a buried etch stop layer is necessary to give smooth metal line bottoms. These structures undergo several processing steps including chemical mechanical polishing (CMP) of the copper, which create stresses within the dielectric stack that can lead to delamination. Delamination can occur due to poor adhesion at the etch stop to dielectric interfaces, or within the dielectric due to decreased toughness of the porous dielectric and increased stress near the interfaces.
SUMMARY OF THE INVENTION
It is an object of this invention to provide an ultra low-k dielectric plus copper interconnect structure of the dual damascene type with precise and uniform control over the copper conductor resistance with increased toughness and adhesion to prevent delaminations during CMP.
It is an object of this invention to provide a porous dielectric stack with a buried RIE stop with improved toughness and adhesion that is based on a multilayer of spin coated dielectrics.
It is an object of this invention to provide a low-k dielectric plus copper interconnect structure with precise and uniform control over the copper conductor resistance that is based on a multilayer of spin coated dielectric layers, with improved toughness and adhesion and decreased line roughness.
It is another object of this invention to provide a method for making the inventive structure.
The structures of this invention are unique in that they have an ultra-thin non-porous tough dielectric layer between the porous dielectric and the buried etch stop layer. This tough, thin non-porous dielectric layer serves several purposes: it improves toughness, adhesion and reliability of the interconnect structure. To improve adhesion, the non-porous layer is a version of the porous dielectric with a fracture toughness of greater than 0.3 MPa-m1/2 which will covalently bond with the porous dielectric to create one network, while increasing the surface area of contact with the etch stop layer by eliminating pores at the surface. Increased toughness is achieved by incorporating a tough material near the interface in the area of increased stress in the structure. This type of tough material does not have the necessary properties to support the very small pores required by the porous dielectric and therefore generally cannot be used as the matrix for the porous dielectric. Finally, by incorporating a non-porous dielectric layer between the etch stop layer and the porous dielectric layer, smoother lines can be achieved by eliminating pores at the bottom of the etch stop.
Thus, the present invention is directed to a metal wiring plus porous low dielectric constant (low-k) interconnect structure having improved toughness and adhesion, of the dual damascene type with a spin-on buried RIE stop. The inventive structure is comprised of: a) a multilayer of all spin-on dielectric materials which are applied sequentially in a single tool, and then cured in a single furnace cure step, and b) a plurality of patterned metal conductors within the dielectric multilayer. The improved toughness and adhesion is obtained by incorporating a thin, non-porous dielectric layer, which has a fracture toughness greater than 0.3 MPa-m1/2, between the porous dielectric and the etch stop, between the etch stop and the porous dielectric, or both.
In accordance with the invention, a structure, and in particular an electrical interconnect structure, comprises a substrate; a plurality of porous dielectric layers disposed on the substrate; an etch stop layer disposed between a first of the dielectric layers and a second of the dielectric layers; and at least one thin, non-porous dielectric layer disposed between at least one of the porous dielectric layers and the etch stop layer. The thin, non-porous dielectric layer may have a thickness of substantially 25 to 150 Angstroms. Preferably, the thin, non-porous dielectric layer has a composition with reactive functionalities identical to those of the porous dielectric layers and in particular a composition which forms a covalent bond with the composition of the porous dielectric layers. The thin, non-porous dielectric layer may be comprised of a material selected from the group consisting of SiLK™, GX-3™, or other low k dielectric materials that exhibit fracture toughness values greater than 0.3 MPa-m1/2, preferably greater than 0.35 MPa-m1/2, and will covalently bond to the porous dielectric layer. Materials of this kind are described in Patent Cooperation Treaty International Patent Application WO 00/40637 entitled Low Dielectric Constant Polymers Having Good Adhesion and Toughness and Articles Made With Such Polymers of Edward O. Shaffer II et al. which is assigned to The Dow Chemical Company.
At least one of the porous dielectric layers is comprised of a material selected from the group consisting of porous SiLK™, GX-3p™, or other porous low-k dielectric layers. Materials of this kind are described in Patent Cooperation Treaty International Patent Application WO 00/31183 entitled A composition containing a cross-linkable matrix precursor and a porogen, and a porous matrix prepared therefrom of Kenneth, J. Bruza et al. which is assigned to The Dow Chemical Company, the contents of which are incorporated herein in their entirety by reference. It may have a thickness of substantially 600-5000 Angstroms. In general, at least one of the porous dielectric layers has the same chemical composition as another of the porous dielectric layers. At least one of the porous dielectric layers may be of substantially the same thickness as another of the porous dielectric layers and have a thickness of substantially 600-5000 Angstroms.
The etch stop layer may be comprised of HOSP™, HOSP BESt™, Ensemble™ Etch Stop, Ensemble™ Hard Mask, organo silsesquioxanes, hydrido silsesquioxanes, hydrido-organo silsesquioxanes, siloxanes, or other spin-on material with etch selectivity to the porous dielectric. Materials of this kind are described in U.S. Pat. No. 6,218,020 entitled Dielectric films from organohydridosiloxane resins with high organic content of Nigel P. Hacker et al. which is assigned to AlliedSignal Inc., and U.S. Pat. No. 6,177,199 entitled Dielectric films from organohydridosiloxane resins with low organic content of Nigel P. Hacker et al. which is assigned to AlliedSignal Inc., the contents of which are incorporated herein in their entirety by reference. It may have a thickness of substantially 200-600 Angstroms.
The structure may further comprise a plurality of patterned metal conductors formed within a multilayer stack of porous dielectric layers on the substrate, the stack including the plurality of porous dielectric layers. At least one of the patterned metal conductors may be an electrical via or a line connected to the via.
The invention is also directed to a method for forming an electrical interconnect structure on a substrate, the structure having a plurality of porous dielectric layers disposed on the substrate and an etch stop layer between a first of the dielectric layers and a second of the dielectric layers. The method comprises forming at least one thin, non-porous dielectric layer between at least one of the porous dielectric layers and the etch stop layer. The method further comprising forming a multilayer stack of porous dielectric layers on the substrate, the stack including the plurality of porous dielectric layers, and forming a plurality of patterned metal conductors within the multilayer stack. At least one of the patterned metal conductors may be formed as an electrical via. At least one of the patterned metal conductors may be a line connected to the via.
The multilayer dielectric stack is applied to the substrate by spin coating. The method may further comprise baking the individual layers of the multilayer dielectric stack on a hot plate. The method may further comprise curing the multilayer dielectric stack. The curing of the multiplayer dielectric stack may be accomplished using a furnace in a single step.
The method also includes applying a miltilayer dielectric stack to the substrate and baking the multilayer dielectric stack, so that the applying and baking are accomplished in a single spin-coat tool. Additional dielectric layers may be added, and dual damascene conductors may be formed in the additional layers.
Other and further objects, advantages and features of the present invention will be understood by reference to the following specification in conjunction with the annexed drawings, wherein like parts have been given like numbers.
BRIEF DESCRIPTION OF THE DRAWINGS
FIG. 1 is a schematic drawing of a porous dielectric with a buried etch stop in accordance with the prior art, before RIE and metallization.
FIG. 2A is a schematic drawing of a structure in accordance with the invention with a thin layer below the etch stop before RIE and metallization.
FIG. 2B is a schematic drawing of a structure in accordance with the invention with a thin layer above the etch stop before RIE and metallization.
FIG. 2C is a schematic drawing of a structure in accordance with the invention with a thin layer both above and below the etch stop before RIE and metallization.
FIG. 3 is a schematic drawing of a structure in accordance with the invention, after RIE and metallization.
 DESCRIPTION OF THE PREFERRED EMBODIMENTS
Referring to FIG. 1, a structure on which, for example, an integrated circuit may be fabricated includes a substrate 1, a first porous dielectric layer 5, and a second porous dielectric layer 13. As is well known in the art, an etch stop layer 9 may be disposed between dielectric layers 5 and 13. Substrate 1 is generally comprised of silicon, and may include a dielectric, a metal region, an adhesion promoter, or any combination thereof. Substrate 1 may be a semiconductor wafer of a different composition, porous dielectic layers 5 and 13 may be comprised of a material sold under the trademark porous SiLK(™) (a Dow Chemical Company proprietary organic ultra low-k interlayer dielectric resin). Other possible materials include GX-3p™, or other porous low k dielectric materials.
Referring to FIG. 2A, in accordance with the invention, a non-porous dielectric layer with a fracture toughness greater than 0.3 MPa-m 1/2 7 is provided between porous dielectric layer 5 and etch stop layer 9. Dielectric layer 7 may have a thickness of approximately 25-150 Angstroms. Dielectric layer 7 has increased fracture toughness compared to porous SiLK™ due to a decreased network density, as described in above mentioned International Patent Application WO 00/40637. This structure has the same reactive functionalities as a porous SiLK™ layer and can crosslink with a porous SiLK™ layer. Layer 7 preferably has a highly aromatic structure, which is thermally stable to approximately 425° C. with a glass transition temperature above 430° C., and a low dielectric constant of approximately 2.65.
The structure of FIG. 2B is similar to that of FIG. 2A, but does not include layer 7. Instead, the structure of FIG. 2B includes a layer 11 disposed between etch stop layer 9 and porous dielectric layer 13. Layer 11 may be, in all respects except location, similar to layer 7.
Referring to FIG. 2C, the structure shown therein includes both a layer 7 and a layer 11, having the characteristics described above. A more specific example is described below with respect to FIG. 3.
EXAMPLE
Substrate/Porous SiLK™/thin SiLK™ layer/HOSP BESt™ /thin SiLK™ layer/Porous SiLK™
FIG. 3 schematically illustrates a specific embodiment of the invention. A substrate 1 may contain transistors and an array of conductor elements. An interconnect structure 3, in accordance with the invention, is disposed on the substrate 1. Structure 3 is comprised of a first porous SiLK™ dielectric layer 5, having a thickness of 600-5000 Angstroms and having a highly aromatic structure which is thermally stable to approximately 425° C., with a glass transition temperature above approximately 450° C., and a low dielectric constant of approximately 2.2.
A thin non porous SiLK™ layer 7, having a fracture toughness greater than 0.30 MPa-m1/2 and having a thickness of approximately 25-150 Angstroms, is disposed on the first porous SiLK layer 5. As noted above, layer 7 has increased fracture toughness compared to porous SiLK due to a decreased network density. This structure has the same reactive functionalities as the porous SiLK layer 5 and can crosslink with porous SiLK layer 5. Layer 7 is a highly aromatic structure which is thermally stable to approximately 425° C. with a glass transition temperature above approximately 430° C., and a low dielectric constant of approximately 2.65.
A HOSP BESt™ (a spin-on hybrid organic-inorganic low-k dielectric) etch stop layer 9 of thickness 200-600 Angstroms (more preferably 200-300 Angstroms), and having an atomic composition that gives etch selectivity of at least 10:1 to the porous dielectric is disposed on the thin SiLK™ layer 7. The material of layer 9 has good adhesion to SiLK™, thermal stability to approximately 450° C., and a low dielectric constant of approximately 2.7.
A thin non-porous SiLK layer 11, having a fracture toughness greater than 0.30 MPa-m1/2 and having a thickness of approximately 25-150 Angstrom, is disposed on the etch stop layer 9. Layer 11 has increased fracture toughness compared to porous SiLK™ due to a decreased network density. Layer 11 has the same reactive functionalities as a porous SiLK™ layer and can crosslink with a porous SiLK™ layer. Layer 11 has a highly aromatic structure which is thermally stable to approximately 425° C. with a glass transition temperature above approximately 430° C., and a low dielectric constant of approximately 2.65.
A second porous SiLK dielectric layer 13 having a thickness of approximately 600-5000 Angstroms, and having a highly aromatic structure which is thermally stable to approximately 425° C. with a glass transition temperature above approximately 450° C., and a low dielectric constant of approximately 2.2, is disposed on the thin SiLK™ layer 11.
Patterned metal lines 17 and vias 18, formed by a dual damascene process, such as that described in the above referenced U.S. Pat. No. 6,383,920, are formed within the dielectric multilayer of FIG. 3.
As is known by one skilled in the art, other low-k spin coated dielectric materials may be used for dielectric layers 5 and 13, for etch stop layer 9, and for the thin toughening layers 7 and 11.
A General Method for Fabricating the Structure of the Invention
Steps in the General Method
A. The stack of dielectric layers is applied
The inventive interconnect structure 3 is applied to the substrate 1 by spin on techniques. The first layer 5 in the structure is preferably a porous low k dielectric with a desired thickness of 600-5000 Å. This low k dielectric is applied by a spin-on technique with a spin speed of 1000-4000 rpm. After spinning the low k dielectric is hot plate baked to dry the solvent and render the film insoluble at 200-400° C. for 1-2 minutes. This time and temperature is sufficient to render the film insoluble without eliminating the porogen. After cooling a thin layer of a dielectric having a fracture toughness greater than 0.30 MPa-m 1/2 7 capable of crosslinking with the bottom porous dielectric layer, and having a thickness of approximately 25-150 Angstroms is applied by spin coating. After spinning the dielectric is hot plate baked to dry the solvent and render the film insoluble at 200-400° C. for 1-2 minutes. After cooling, the buried RIE etch stop layer 9, with a desired thickness of approximately 200-600 Angstroms, is applied by a spin-on technique with a spin speed of 1000-4000 rpm. The etch stop layer is hot plate baked to dry the solvent and render the film insoluble at 200-400° C. for 1-2 minutes. This time promotes sufficient crosslinking to render the film insoluble. After cooling, a second thin layer of a dielectric having a fracture toughness greater than 0.30 MPa-m 1/2 11 capable of crosslinking with the top porous dielectric layer, and having a thickness of 25-150 Angstroms is applied by spin coating. After spinning the low k dielectric is hot plate baked to dry the solvent and render the film insoluble at 200-400° C. for 1-2 minutes. After cooling, the top dielectric layer 13 is applied in a similar fashion. Layer 13 may be of the same composition as layer 5, but with a slightly higher thickness. The desired thickness of the top low k dielectric layer 13 is approximately 600-5000 Angstroms. This layer is spun at 1000-4000 rpm, then hot plate baked at approximately 100-400° C. for approximately 30-120 seconds to partially- dry the solvent.
B. The stack of dielectric layers is cured in a single cure step
At this point the wafer is placed in a furnace in an atmosphere of pure N2 (with very low O2 and H2O concentrations) and cured at approximately 300-450° C. for approximately 15 minutes to 3 hours to crosslink the stack and burn out the sacrificial porogen.
C. Additional dielectric layers are added for dual damascene patterning (distributed hard mask)
For this step and the next, reference is made to the above mentioned U.S. Pat. No. 6,383,920.
D. The dual damascene structure of FIG. 3 is completed (using standard process steps)
A Method for Making the Preferred Embodiment)
(Porous SiLK™/Thin SiLK™ layer/HOSP BESt™/Thin SiLK™ layer/Porous SiLK™)
A. The stack of dielectric layers is applied
The first layer of low k dielectric porous SiLK™ is applied to the substrate by spin coating (layer 5, FIG. 3). After spinning, the wafer is placed on a 250° C. hot plate for 2 minute to partially dry the solvent. It is then transferred to a 310° C. hot plate for 2 minutes and a 400° C. hot plate for 2 minutes. This time and temperature are sufficient to render the film insoluble.
A solution of SiLK™ such as, for example, the composition specified in International Patent Application WO 00/40637 on page 17, Table II, resin I diluted to achieve a film thickness of about 100 Å at a spin speed of 3000 rpm, is applied to the wafer and spun at 3000 rpm for 30 seconds, to produce layer 7 (FIG. 3). After spinning, the wafer is placed on a hot plate at 310° C. for 1 minute to dry the solvent. It is then moved to a 400° C. hot plate for 2 minutes to partially crosslink the film. This time and temperature are sufficient to render the film insoluble.
A solution of HOSP BESt™ diluted to achieve a film thickness of 250 Angstroms at a spin speed of 3000 rpm, is applied to the wafer and spun at 3000 rpm for 30 seconds, to produce layer 9 (FIG. 3). After spinning, the wafer is placed on a hot plate at 310° C. for 2 minutes to dry and partially crosslink the film. This time and temperature is sufficient to render the film insoluble.
The solution of SiLK™ diluted to achieve a film thickness of 100 Angstroms, at a spin speed of 3000 rpm, is applied to the wafer and spun at 3000 rpm for 30 seconds to produce layer 11 (FIG. 3). After spinning, the wafer is placed on a hot plate at 310° C. for 1 minute to partially dry the solvent. It is then moved to a 400° C. hot plate for 2 minutes to partially crosslink the film. This time and temperature are sufficient to render the film insoluble. The wafer is then allowed to cool and is returned to the spinner.
The second layer of porous SiLK™ is applied in a manner similar to that for the first layer to produce layer 13 (FIG. 3). Porous SiLK™ is applied to the wafer and the wafer is spun at 3000 rpm for 30 seconds. The wafer is placed on a 250° C. hot plate for 2 minute to partially dry the solvent.
At this point the wafer is placed in an oxygen controlled oven and cured at 430° C. for 80 minutes to cure the SILK and etch stop layers, to promote crosslinking between the layers, and to thermally degrade and burn out the porogen.
C. Additional dielectric layers are added for dual damascene patterning (distributed hard mask)
The cured wafer containing the layers described above was placed in a PE CVD reactor and a 350 Angstrom layer of silicon nitride 15 was deposited at 350° C., and then a 1500 Angstrom layer of SiO2 was deposited at 350° C. This completes the formation of the dielectric multilayer of Example 1.
D. The dual damascene structure of FIG. 3 is completed
Lithography and etching processes are then performed as described in the above referenced U.S. Pat. Na. 6,383,920. The dual damascene structure is then completed using standard process methods known in the industry (the etched trench and via opening are filled with a liner and then with copper, and the copper is planarized by CMP).
During the final CMP process, silicon dioxide layer deposited in step C. is removed, leaving the structure shown in FIG. 3. It should be noted that all the dielectric layers (5, 7, 9, 11 and 13) shown in FIG. 3 have been cured in a single furnace cure step after sequential application of the 5 layers in a single spin/apply tool.
Thus, The structure of the invention has improved adhesion over conventional buried etch stop structures because the non-porous layer will increase the surface area of contact with the etch stop layer by eliminating pores at the surface, and form covalent bonds with the porous dielectric to create one network.
Increased toughness is achieved by incorporating a tough material near the interface in the area of increased stress in the dielectric stack. This type of tough material may not have the necessary properties to support very small pores required by the porous dielectric and therefore cannot be used as the matrix for the porous dielectric.
Incorporating a non-porous dielectric layer between the etch stop and the porous dielectric layer allows for smoother lines by eliminating pores at the bottom of the etch stop. Specifically, in a dual damascene process, the last step of the RIE process that includes the cap open step, may result in the line bottoms etching through the etch stop and landing on the top of the dielectric that is directly below the etch stop. Incorporation of the thin dense dielectric between the via level porous dielectric and the etch stop will result in decreased line roughness compared with the conventional structure that has the porous dielectric directly below the etch stop.
While we have shown and described several embodiments in accordance with our invention, it is to be clearly understood that the same are susceptible to numerous changes apparent to one skilled in the art. Therefore, we do not wish to be limited to the details shown and described but intend to show all changes and modifications which come within the scope of the appended claims.

Claims (65)

What is claimed is:
1. A structure comprising:
a substrate;
a plurality of porous dielectric layers disposed on said substrate;
an etch stop layer disposed between a first of said porous dielectric layers and a second of said porous dielectric layers; and
at least one thin, non-porous dielectric layer disposed between at least one of said porous dielectric layers and said etch stop layer,
wherein said thin, non-porous dielectric layer and said porous dielectric layers are associated with an identical reactive functionality.
2. The structure of claim 1, wherein a thin, non-porous dielectric layer is disposed between only one of said porous dielectric layers and said etch stop layer.
3. The structure of claim 1, wherein a thin, non-porous dielectric layer is disposed between each of two of said porous dielectric layers and said etch stop layer.
4. The structure of claim 1, wherein a thin, non-porous dielectric layer is disposed above one of said porous dielectric layers and below said etch stop layer.
5. The structure of claim 1, wherein a thin, non-porous dielectric layer is disposed below one of said porous dielectric layers and above said etch stop layer.
6. The structure of claim 1, wherein said thin, non-porous dielectric layer has a thickness of substantially 25 to 150 Angstroms.
7. The structure of claim 1, wherein said thin, non-porous dielectric layer has a composition with reactive functionalities identical to those of said porous dielectric layers.
8. The structure of claim 1, wherein said thin, non-porous dielectric layer has a composition which forms a covalent bond with the a composition of said porous dielectric layers.
9. The structure of claim 1, wherein said thin, non-porous dielectric layer is comprised of a material selected from low k dielectric materials that exhibit fracture toughness values greater than 0.30 MPa-m1/2 and will covalently bond to the porous dielectric layer.
10. The structure of claim 1, wherein at least one of said porous dielectric layers is comprised of a material selected from porous low k dielectric materials.
11. The structure of claim 1, wherein at least one of said porous dielectric layers has a thickness of substantially 600-5000 Angstroms.
12. The structure of claim 1, wherein said at least one of said porous dielectric layers has the a same chemical composition as another of said porous dielectric layers.
13. The structure of claim 1, wherein said at least one of said porous dielectric layers has substantially the same thickness as another of said porous dielectric layers.
14. The structure of claim 1, wherein said etch stop layer has a chemical composition comprising silicon, carbon, oxygen, and hydrogen.
15. The structure of claim 1, wherein said etch stop layer is selected from the a group consisting of organo silsesquioxanes, hydrido silsesquioxanes, hydrido-organo silsesquioxanes, and siloxanes, and other spin-on material with etch selectivity to the porous dielectric.
16. The structure of claim 1, wherein said etch stop layer has a thickness of substantially 200-600 Angstroms.
17. The structure of claim 1, further comprising a plurality of patterned metal conductors formed within a multilayer stack of porous dielectric layers on the substrate, said stack including said plurality of porous dielectric layers.
18. The structure of claim 17, wherein at least one of the patterned metal conductors is an electrical via.
19. The structure of claim 17 18, wherein at least one of the patterned metal conductors is a line connected to said via.
20. The structure of claim 17, wherein the first porous dielectric layer has a metal via formed therein.
21. The structure of claim 17, wherein the second porous dielectric layer has a metal line formed therein.
22. A method for forming an electrical interconnect structure on a substrate, the structure having a plurality of porous dielectric layers disposed on said substrate and an etch stop layer between a first of said dielectric layers and a second of said dielectric layers comprising:
forming at least one thin, non-porous dielectric layer between at least one of said porous dielectric layers and said etch stop layer,
wherein said thin, non-porous dielectric layer and said at least one of said porous dielectric layers are formed such that each is associated with an identical reactive functionality.
23. The method of claim 22, wherein a thin, non-porous dielectric layer is formed between only one of said porous dielectric layers and said etch stop layer.
24. The method of claim 22, wherein a thin, non-porous dielectric layer is formed between each of two of said porous dielectric layers and said etch stop layer.
25. The method of claim 22, wherein a thin, non-porous dielectric layer is formed above one of said porous dielectric layers and below said etch stop layer.
26. The method of claim 23 22, wherein a thin, non-porous dielectric layer is formed below one of said porous dielectric layers and above said etch stop layer.
27. The method of claim 22, wherein said thin, non-porous dielectric layer is formed to a thickness of substantially 25 to 150 Angstroms.
28. The method structure of claim 22, wherein said thin, non-porous dielectric layer is formed to have a composition with reactive functionalities identical to those of said porous dielectric layers.
29. The method of claim 22, wherein said thin, non-porous dielectric layer is formed to have a composition which forms a covalent bond with the a composition of said porous dielectric layers.
30. The method of claim 22, wherein said thin, non-porous dielectric layer is comprised of a material selected from low k dielectric materials that exhibit fracture toughness values greater than 0.3 MPa-m1/2 and covalently bond to the porous dielectric layer.
31. The structure method of claim 22, wherein at least one of said porous dielectric layers is comprised of a material selected from porous low k dielectric materials.
32. The method of claim 22, wherein at least one of said porous dielectric layers is formed to have a thickness of substantially 600-5000 Angstroms.
33. The method of claim 22, wherein said at least one of said porous dielectric layers is formed with the a same chemical composition as another of said porous dielectric layers.
34. The method of claim 22, wherein said at least one of said porous dielectric layers is formed to be of have a substantially the same thickness as another of said porous dielectric layers.
35. The method of claim 22, wherein said etch stop layer is selected from the a group consisting of organo silsesquioxanes, hydride silsesquioxanes, hydrido-organo silsesquioxanes, and siloxanes, and other spin-on material with etch selectivity to the porous dielectric.
36. The method of claim 22, wherein said etch stop layer has a chemical composition comprising silicon, oxygen, carbon, and hydrogen.
37. The method of claim 22, wherein said etch stop layer is formed to have a thickness of substantially 200-600 Angstroms.
38. The method of claim 22, further comprising forming a multilayer stack of porous dielectric layers on the substrate, said stack including said plurality of porous dielectric layers, and forming a plurality of patterned metal conductors within said multilayer stack.
39. The method of claim 38, wherein at least one of the patterned metal conductors is formed as an electrical via.
40. The method of claim 38 39, wherein at least one of the patterned metal conductors is a line connected to said via.
41. The method of claim 38, wherein the first porous dielectric layer has a metal via formed therein.
42. The method of claim 38, wherein the second porous dielectric layer has a metal line formed therein.
43. The method of claim 38, wherein said multilayer dielectric stack is applied to said substrate by spin coating.
44. The method of claim 38, further comprising baking each layer of said multilayer dielectric stack.
45. The method of claim 44, wherein said baking is accomplished on a hot plate.
46. The method of claim 38, further comprising curing said multilayer dielectric stack in a single cure step.
47. The method of claim 38 46, wherein said curing of the multilayer stack is a furnace curing process that is carried out at a temperature from about 300° C. to about 450° C. for a time period of from about 15 minutes to about 3 hours.
48. The method of claim 47, wherein said curing step crosslinks the films and burns out sacrifical porogen from the porous dielectric layers.
49. The method of claim 22, further comprising applying a miltilayer dielectric stack to said substrate and baking said multilayer dielectric stack, said applying and baking being accomplished in a single spin-coat tool.
50. The method of claim 22, further comprising adding additional dielectric layers, and forming dual damascene conductors in said additional layers.
51. The method of claim 22, wherein said substrate is a dielectric, a metal region, an adhesion promoter, a semiconductor wafer or any combination thereof.
52. The structure according to claim 1, wherein said thin, non-porous dielectric layer has more than one reactive functionality identical to, respectively, more than one reactive functionality in said porous dielectric layers.
53. The structure according to claim 1, wherein said thin, non-porous dielectric layer has two reactive functionalities that are respectively identical to two reactive functionalities in said porous dielectric layers.
54. The structure according to claim 1, wherein said thin, non-porous dielectric layer has two distinct reactive functionalities that are respectively identical to two distinct reactive functionalities in said porous dielectric layers.
55. The structure according to claim 8, wherein said composition of said thin non-porous dielectric layer and said composition of said porous dielectric layers forms a covalent bond network.
56. The structure according to claim 1, wherein said thin, non-porous dielectric layer has a composition which forms a covalent bond network with a composition of said at least one porous dielectric layer.
57. The structure according to claim 56, wherein said thin, non-porous dielectric layer and said composition of said porous dielectric layers are such that said formed covalent bond network increases adhesion between said thin, non-porous dielectric layer and said at least one porous dielectric layer.
58. The method according to claim 22, wherein both said thin, non-porous dielectric layer and at least one of said porous dielectric layers are formed such that each comprises more than one reactive functionality that are identical to each other.
59. The method according to claim 22, wherein both said thin, non-porous dielectric layer and at least one of said porous dielectric layers are formed such that each comprises two reactive functionalities that are identical to each other respectively.
60. The method according to claim 22, wherein both said thin, non-porous dielectric layer and at least one of said porous dielectric layers are formed such that each comprises two distinct reactive functionalities that are identical to each other respectively.
61. The method according to claim 22, wherein said thin, non-porous dielectric layer has a composition which forms a covalent bond network with a composition of said porous dielectric layers.
62. The method according to claim 22, further comprising: increasing adhesion between said thin, non-porous dielectric layer and a composition of at least one of said porous dielectric layers by forming a covalent bond network between said thin, non-porous dielectric layer and said at least one porous dielectric layer.
63. The structure according to claim 1, wherein during the formation of the structure there was at least one reactive functionality in a composition of said thin, non-porous dielectric layer that is identical to that in said porous dielectric layers.
64. The method according to claim 22 further comprising:
selecting materials for said thin, non-porous dielectric layer and said porous dielectric layers such that reactive functionalities between said thin, non-porous dielectric layer and said porous dielectric layers react to covalently bond said thin, non-porous dielectric layer and said porous dielectric layers, forming a covalent bond network there-between, and wherein at least one reactive functionality of said thin, non-porous dielectric layer and at least one reactive functionality of said porous dielectric layers is identical.
65. A structure comprising:
a substrate;
a plurality of porous dielectric layers disposed on said substrate;
an etch stop layer disposed between a first of said porous dielectric layers and a second of said porous dielectric layers; and
at least one thin, non-porous dielectric layer disposed between at least one of said porous dielectric layers and said etch stop layer,
wherein said thin, non-porous dielectric layer has a composition which forms a covalent bond with a composition of said porous dielectric layers.
US14/176,526 2001-12-13 2014-02-10 Toughness, adhesion and smooth metal lines of porous low K dielectric interconnect structures Expired - Lifetime USRE45781E1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US14/176,526 USRE45781E1 (en) 2001-12-13 2014-02-10 Toughness, adhesion and smooth metal lines of porous low K dielectric interconnect structures

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US33973401P 2001-12-13 2001-12-13
US10/290,682 US6783862B2 (en) 2001-12-13 2002-11-08 Toughness, adhesion and smooth metal lines of porous low k dielectric interconnect structures
US14/176,526 USRE45781E1 (en) 2001-12-13 2014-02-10 Toughness, adhesion and smooth metal lines of porous low K dielectric interconnect structures

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
US10/290,682 Reissue US6783862B2 (en) 2001-12-13 2002-11-08 Toughness, adhesion and smooth metal lines of porous low k dielectric interconnect structures

Publications (1)

Publication Number Publication Date
USRE45781E1 true USRE45781E1 (en) 2015-10-27

Family

ID=36785140

Family Applications (4)

Application Number Title Priority Date Filing Date
US10/290,682 Ceased US6783862B2 (en) 2001-12-13 2002-11-08 Toughness, adhesion and smooth metal lines of porous low k dielectric interconnect structures
US10/290,616 Expired - Fee Related US6933586B2 (en) 2001-12-13 2002-11-08 Porous low-k dielectric interconnects with improved adhesion produced by partial burnout of surface porogens
US10/601,387 Expired - Fee Related US6844257B2 (en) 2001-12-13 2003-06-23 Porous low-k dielectric interconnects with improved adhesion produced by partial burnout of surface porogens
US14/176,526 Expired - Lifetime USRE45781E1 (en) 2001-12-13 2014-02-10 Toughness, adhesion and smooth metal lines of porous low K dielectric interconnect structures

Family Applications Before (3)

Application Number Title Priority Date Filing Date
US10/290,682 Ceased US6783862B2 (en) 2001-12-13 2002-11-08 Toughness, adhesion and smooth metal lines of porous low k dielectric interconnect structures
US10/290,616 Expired - Fee Related US6933586B2 (en) 2001-12-13 2002-11-08 Porous low-k dielectric interconnects with improved adhesion produced by partial burnout of surface porogens
US10/601,387 Expired - Fee Related US6844257B2 (en) 2001-12-13 2003-06-23 Porous low-k dielectric interconnects with improved adhesion produced by partial burnout of surface porogens

Country Status (4)

Country Link
US (4) US6783862B2 (en)
KR (1) KR100581815B1 (en)
CN (1) CN100483698C (en)
TW (1) TW580755B (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US10008382B2 (en) * 2015-07-30 2018-06-26 Taiwan Semiconductor Manufacturing Company, Ltd. Semiconductor device having a porous low-k structure

Families Citing this family (44)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3715626B2 (en) * 2003-01-17 2005-11-09 株式会社東芝 Semiconductor device manufacturing method and semiconductor device
US6737365B1 (en) * 2003-03-24 2004-05-18 Intel Corporation Forming a porous dielectric layer
US7241704B1 (en) * 2003-03-31 2007-07-10 Novellus Systems, Inc. Methods for producing low stress porous low-k dielectric materials using precursors with organic functional groups
US7208389B1 (en) * 2003-03-31 2007-04-24 Novellus Systems, Inc. Method of porogen removal from porous low-k films using UV radiation
US7390537B1 (en) 2003-11-20 2008-06-24 Novellus Systems, Inc. Methods for producing low-k CDO films with low residual stress
US7342315B2 (en) * 2003-12-18 2008-03-11 Texas Instruments Incorporated Method to increase mechanical fracture robustness of porous low k dielectric materials
JP4194508B2 (en) * 2004-02-26 2008-12-10 三洋電機株式会社 Manufacturing method of semiconductor device
US7341761B1 (en) 2004-03-11 2008-03-11 Novellus Systems, Inc. Methods for producing low-k CDO films
US7381662B1 (en) 2004-03-11 2008-06-03 Novellus Systems, Inc. Methods for improving the cracking resistance of low-k dielectric materials
US7557035B1 (en) 2004-04-06 2009-07-07 Advanced Micro Devices, Inc. Method of forming semiconductor devices by microwave curing of low-k dielectric films
US7781351B1 (en) 2004-04-07 2010-08-24 Novellus Systems, Inc. Methods for producing low-k carbon doped oxide films with low residual stress
US7344972B2 (en) * 2004-04-21 2008-03-18 Intel Corporation Photosensitive dielectric layer
US7115974B2 (en) * 2004-04-27 2006-10-03 Taiwan Semiconductor Manfacturing Company, Ltd. Silicon oxycarbide and silicon carbonitride based materials for MOS devices
US7622400B1 (en) 2004-05-18 2009-11-24 Novellus Systems, Inc. Method for improving mechanical properties of low dielectric constant materials
US7078814B2 (en) * 2004-05-25 2006-07-18 International Business Machines Corporation Method of forming a semiconductor device having air gaps and the structure so formed
US7326444B1 (en) 2004-09-14 2008-02-05 Novellus Systems, Inc. Methods for improving integration performance of low stress CDO films
US7695765B1 (en) 2004-11-12 2010-04-13 Novellus Systems, Inc. Methods for producing low-stress carbon-doped oxide films with improved integration properties
US7166531B1 (en) 2005-01-31 2007-01-23 Novellus Systems, Inc. VLSI fabrication processes for introducing pores into dielectric materials
US8728289B2 (en) * 2005-12-15 2014-05-20 Medtronic, Inc. Monolithic electrodes and pH transducers
JP4788415B2 (en) * 2006-03-15 2011-10-05 ソニー株式会社 Manufacturing method of semiconductor device
US20070232046A1 (en) * 2006-03-31 2007-10-04 Koji Miyata Damascene interconnection having porous low K layer with improved mechanical properties
US8399349B2 (en) * 2006-04-18 2013-03-19 Air Products And Chemicals, Inc. Materials and methods of forming controlled void
US7906174B1 (en) 2006-12-07 2011-03-15 Novellus Systems, Inc. PECVD methods for producing ultra low-k dielectric films using UV treatment
US7723226B2 (en) * 2007-01-17 2010-05-25 Taiwan Semiconductor Manufacturing Company, Ltd. Interconnects containing bilayer porous low-k dielectrics using different porogen to structure former ratio
US7947565B2 (en) * 2007-02-07 2011-05-24 United Microelectronics Corp. Forming method of porous low-k layer and interconnect process
US7615482B2 (en) * 2007-03-23 2009-11-10 International Business Machines Corporation Structure and method for porous SiCOH dielectric layers and adhesion promoting or etch stop layers having increased interfacial and mechanical strength
JP4977508B2 (en) * 2007-03-26 2012-07-18 アイメック Method for processing damaged porous dielectric
US9329822B2 (en) * 2007-04-04 2016-05-03 Xerox Corporation Methods and apparatus for improved operation of networked printing system
US8129257B2 (en) * 2008-01-14 2012-03-06 The Regents Of The University Of California Vertical outgassing channels
US20100015816A1 (en) * 2008-07-15 2010-01-21 Kelvin Chan Methods to promote adhesion between barrier layer and porous low-k film deposited from multiple liquid precursors
US20100176513A1 (en) * 2009-01-09 2010-07-15 International Business Machines Corporation Structure and method of forming metal interconnect structures in ultra low-k dielectrics
US8889544B2 (en) * 2011-02-16 2014-11-18 Taiwan Semiconductor Manufacturing Company, Ltd. Dielectric protection layer as a chemical-mechanical polishing stop layer
US9054110B2 (en) 2011-08-05 2015-06-09 Taiwan Semiconductor Manufacturing Company, Ltd. Low-K dielectric layer and porogen
US9330989B2 (en) 2012-09-28 2016-05-03 Taiwan Semiconductor Manufacturing Company, Ltd. System and method for chemical-mechanical planarization of a metal layer
CN103871961B (en) 2012-12-17 2017-08-25 中芯国际集成电路制造(上海)有限公司 Interconnection structure and its manufacture method
US8765546B1 (en) 2013-06-24 2014-07-01 United Microelectronics Corp. Method for fabricating fin-shaped field-effect transistor
JP2015115446A (en) * 2013-12-11 2015-06-22 株式会社東芝 Manufacturing method of semiconductor device
CN105097658B (en) * 2014-05-15 2018-05-25 中芯国际集成电路制造(上海)有限公司 The production method of semiconductor devices, interconnection layer and interconnection layer
JP6710204B2 (en) 2014-10-15 2020-06-17 アプライド マテリアルズ インコーポレイテッドＡｐｐｌｉｅｄ Ｍａｔｅｒｉａｌｓ，Ｉｎｃｏｒｐｏｒａｔｅｄ Multilayer dielectric stack for plasma damage protection
US10083904B2 (en) * 2016-01-12 2018-09-25 Globalfoundries Inc. Metholodogy for profile control and capacitance reduction
US9997451B2 (en) 2016-06-30 2018-06-12 International Business Machines Corporation Semiconductor device including a porous dielectric layer, and method of forming the semiconductor device
US9824982B1 (en) 2016-08-09 2017-11-21 International Business Machines Corporation Structure and fabrication method for enhanced mechanical strength crack stop
US10529660B2 (en) 2016-09-30 2020-01-07 Intel Corporation Pore-filled dielectric materials for semiconductor structure fabrication and their methods of fabrication
US10679892B1 (en) 2019-02-28 2020-06-09 International Business Machines Corporation Multi-buried ULK field in BEOL structure

Citations (18)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5789819A (en) * 1994-05-20 1998-08-04 Texas Instruments Incorporated Low dielectric constant material for electronics applications
US6017809A (en) 1996-12-11 2000-01-25 Kabushiki Kaisha Toshiba Method of manufacturing semiconductor device
WO2000024050A1 (en) 1998-10-22 2000-04-27 Applied Materials, Inc. Cvd nanoporous silica low dielectric constant films
WO2000031183A1 (en) 1998-11-24 2000-06-02 The Dow Chemical Company A composition containing a cross-linkable matrix precursor and a poragen, and a porous matrix prepared therefrom
WO2000040637A1 (en) 1999-01-08 2000-07-13 The Dow Chemical Company Low dielectric constant polymers having good adhesion and toughness and articles made with such polymers
US6150031A (en) * 1990-08-03 2000-11-21 Canon Kabushiki Kaisha Semiconductor member and process for preparing semiconductor member
US6177199B1 (en) 1999-01-07 2001-01-23 Alliedsignal Inc. Dielectric films from organohydridosiloxane resins with low organic content
US6218020B1 (en) 1999-01-07 2001-04-17 Alliedsignal Inc. Dielectric films from organohydridosiloxane resins with high organic content
US6358842B1 (en) * 2000-08-07 2002-03-19 Chartered Semiconductor Manufacturing Ltd. Method to form damascene interconnects with sidewall passivation to protect organic dielectrics
US6362091B1 (en) * 2000-03-14 2002-03-26 Intel Corporation Method for making a semiconductor device having a low-k dielectric layer
US6383920B1 (en) 2001-01-10 2002-05-07 International Business Machines Corporation Process of enclosing via for improved reliability in dual damascene interconnects
US6472306B1 (en) 2000-09-05 2002-10-29 Industrial Technology Research Institute Method of forming a dual damascene opening using CVD Low-K material and spin-on-polymer
US20030001273A1 (en) * 2001-06-28 2003-01-02 Steiner Kurt G. Structure and method for isolating porous low-k dielectric films
US20030077897A1 (en) * 2001-05-24 2003-04-24 Taiwan Semiconductor Manufacturing Company Method to solve via poisoning for porous low-k dielectric
US6593211B2 (en) * 1998-09-04 2003-07-15 Canon Kabushiki Kaisha Semiconductor substrate and method for producing the same
US6603204B2 (en) * 2001-02-28 2003-08-05 International Business Machines Corporation Low-k interconnect structure comprised of a multilayer of spin-on porous dielectrics
US20040137153A1 (en) * 2002-04-16 2004-07-15 Michael Thomas Layered stacks and methods of production thereof
US6797605B2 (en) * 2001-07-26 2004-09-28 Chartered Semiconductor Manufacturing Ltd. Method to improve adhesion of dielectric films in damascene interconnects

Family Cites Families (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH10189729A (en) * 1996-12-26 1998-07-21 Toshiba Corp Method for manufacturing semiconductor device
US6017804A (en) * 1998-01-09 2000-01-25 Lucent Technologies Inc. Method and apparatus for cleaving semiconductor material
US6284149B1 (en) * 1998-09-18 2001-09-04 Applied Materials, Inc. High-density plasma etching of carbon-based low-k materials in a integrated circuit
US6071809A (en) * 1998-09-25 2000-06-06 Rockwell Semiconductor Systems, Inc. Methods for forming high-performing dual-damascene interconnect structures
US6156648A (en) * 1999-03-10 2000-12-05 United Microelectronics Corp. Method for fabricating dual damascene
US6271127B1 (en) * 1999-06-10 2001-08-07 Conexant Systems, Inc. Method for dual damascene process using electron beam and ion implantation cure methods for low dielectric constant materials
US6482733B2 (en) * 2000-05-15 2002-11-19 Asm Microchemistry Oy Protective layers prior to alternating layer deposition
KR100795714B1 (en) * 2000-08-21 2008-01-21 다우 글로벌 테크놀로지스 인크. Organosilicate resins as hardmasks for organic polymer dielectrics in the manufacture of microelectronic devices
US6451712B1 (en) * 2000-12-18 2002-09-17 International Business Machines Corporation Method for forming a porous dielectric material layer in a semiconductor device and device formed
US6524947B1 (en) * 2001-02-01 2003-02-25 Advanced Micro Devices, Inc. Slotted trench dual inlaid structure and method of forming thereof
US6879046B2 (en) * 2001-06-28 2005-04-12 Agere Systems Inc. Split barrier layer including nitrogen-containing portion and oxygen-containing portion
US6815333B2 (en) * 2002-04-02 2004-11-09 Dow Global Technologies Inc. Tri-layer masking architecture for patterning dual damascene interconnects

Patent Citations (18)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6150031A (en) * 1990-08-03 2000-11-21 Canon Kabushiki Kaisha Semiconductor member and process for preparing semiconductor member
US5789819A (en) * 1994-05-20 1998-08-04 Texas Instruments Incorporated Low dielectric constant material for electronics applications
US6017809A (en) 1996-12-11 2000-01-25 Kabushiki Kaisha Toshiba Method of manufacturing semiconductor device
US6593211B2 (en) * 1998-09-04 2003-07-15 Canon Kabushiki Kaisha Semiconductor substrate and method for producing the same
WO2000024050A1 (en) 1998-10-22 2000-04-27 Applied Materials, Inc. Cvd nanoporous silica low dielectric constant films
WO2000031183A1 (en) 1998-11-24 2000-06-02 The Dow Chemical Company A composition containing a cross-linkable matrix precursor and a poragen, and a porous matrix prepared therefrom
US6177199B1 (en) 1999-01-07 2001-01-23 Alliedsignal Inc. Dielectric films from organohydridosiloxane resins with low organic content
US6218020B1 (en) 1999-01-07 2001-04-17 Alliedsignal Inc. Dielectric films from organohydridosiloxane resins with high organic content
WO2000040637A1 (en) 1999-01-08 2000-07-13 The Dow Chemical Company Low dielectric constant polymers having good adhesion and toughness and articles made with such polymers
US6362091B1 (en) * 2000-03-14 2002-03-26 Intel Corporation Method for making a semiconductor device having a low-k dielectric layer
US6358842B1 (en) * 2000-08-07 2002-03-19 Chartered Semiconductor Manufacturing Ltd. Method to form damascene interconnects with sidewall passivation to protect organic dielectrics
US6472306B1 (en) 2000-09-05 2002-10-29 Industrial Technology Research Institute Method of forming a dual damascene opening using CVD Low-K material and spin-on-polymer
US6383920B1 (en) 2001-01-10 2002-05-07 International Business Machines Corporation Process of enclosing via for improved reliability in dual damascene interconnects
US6603204B2 (en) * 2001-02-28 2003-08-05 International Business Machines Corporation Low-k interconnect structure comprised of a multilayer of spin-on porous dielectrics
US20030077897A1 (en) * 2001-05-24 2003-04-24 Taiwan Semiconductor Manufacturing Company Method to solve via poisoning for porous low-k dielectric
US20030001273A1 (en) * 2001-06-28 2003-01-02 Steiner Kurt G. Structure and method for isolating porous low-k dielectric films
US6797605B2 (en) * 2001-07-26 2004-09-28 Chartered Semiconductor Manufacturing Ltd. Method to improve adhesion of dielectric films in damascene interconnects
US20040137153A1 (en) * 2002-04-16 2004-07-15 Michael Thomas Layered stacks and methods of production thereof

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
Application No. 02797318.9 Filed: Dec. 13, 2002 EPO Office Action dated Jan. 9, 2009.

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US10008382B2 (en) * 2015-07-30 2018-06-26 Taiwan Semiconductor Manufacturing Company, Ltd. Semiconductor device having a porous low-k structure
US10679846B2 (en) 2015-07-30 2020-06-09 Taiwan Semiconductor Manufacturing Company, Ltd. System and method of forming a porous low-K structure
US11637010B2 (en) 2015-07-30 2023-04-25 Taiwan Semiconductor Manufacturing Company, Ltd. System and method of forming a porous low-k structure
US12300486B2 (en) 2015-07-30 2025-05-13 Taiwan Semiconductor Manufacturing Company, Ltd. System and method of forming a porous low-k structure

Also Published As

Publication number Publication date
TW580755B (en) 2004-03-21
US6844257B2 (en) 2005-01-18
TW200305253A (en) 2003-10-16
CN100483698C (en) 2009-04-29
KR100581815B1 (en) 2006-05-23
US20040018717A1 (en) 2004-01-29
US6933586B2 (en) 2005-08-23
KR20040079899A (en) 2004-09-16
US20030111263A1 (en) 2003-06-19
CN1788347A (en) 2006-06-14
US6783862B2 (en) 2004-08-31
US20030114013A1 (en) 2003-06-19

Similar Documents

Publication Publication Date Title
USRE45781E1 (en) Toughness, adhesion and smooth metal lines of porous low K dielectric interconnect structures
US7737561B2 (en) Dual damascene integration of ultra low dielectric constant porous materials
US7407879B2 (en) Chemical planarization performance for copper/low-k interconnect structures
US8445377B2 (en) Mechanically robust metal/low-k interconnects
JP3418458B2 (en) Method for manufacturing semiconductor device
CN1319148C (en) Structures with improved interfacial strength of SiCOH dielectrics and method for preparing the same
CN100555620C (en) Interconnect structure of engineered insulating material with nanotubular pores and method for making same
US7129164B2 (en) Method for forming a multi-layer low-K dual damascene
JP4437922B2 (en) Electrical interconnection structure on substrate and method of forming the same
JP2004165658A (en) Interconnection of porous low-dielectric constant dielectrics with improved adhesive property formed by partial combustion of pore forming agent on surface
US6827982B1 (en) Binder-enriched silicalite adhesion layer and apparatus for fabricating the same
EP1226604B1 (en) Fabrication process of a semiconductor device
JP2006222171A (en) Insulating film forming method, multilayer structure forming method, and semiconductor device manufacturing method

Legal Events

Date Code Title Description
FEPP Fee payment procedure

Free format text: PAYER NUMBER DE-ASSIGNED (ORIGINAL EVENT CODE: RMPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

AS Assignment

Owner name: GLOBALFOUNDRIES U.S. 2 LLC, NEW YORK

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:INTERNATIONAL BUSINESS MACHINES CORPORATION;REEL/FRAME:036550/0001

Effective date: 20150629

AS Assignment

Owner name: GLOBALFOUNDRIES INC., CAYMAN ISLANDS

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:GLOBALFOUNDRIES U.S. 2 LLC;GLOBALFOUNDRIES U.S. INC.;REEL/FRAME:036779/0001

Effective date: 20150910

FPAY Fee payment

Year of fee payment: 12

AS Assignment

Owner name: WILMINGTON TRUST, NATIONAL ASSOCIATION, DELAWARE

Free format text: SECURITY AGREEMENT;ASSIGNOR:GLOBALFOUNDRIES INC.;REEL/FRAME:049490/0001

Effective date: 20181127

AS Assignment

Owner name: GLOBALFOUNDRIES U.S. INC., CALIFORNIA

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:GLOBALFOUNDRIES INC.;REEL/FRAME:054633/0001

Effective date: 20201022

AS Assignment

Owner name: GLOBALFOUNDRIES INC., CAYMAN ISLANDS

Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:WILMINGTON TRUST, NATIONAL ASSOCIATION;REEL/FRAME:054636/0001

Effective date: 20201117

AS Assignment

Owner name: GLOBALFOUNDRIES U.S. INC., NEW YORK

Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:WILMINGTON TRUST, NATIONAL ASSOCIATION;REEL/FRAME:056987/0001

Effective date: 20201117

Owner name: GLOBALFOUNDRIES U.S. INC., NEW YORK

Free format text: RELEASE OF SECURITY INTEREST;ASSIGNOR:WILMINGTON TRUST, NATIONAL ASSOCIATION;REEL/FRAME:056987/0001

Effective date: 20201117