USRE43673E1 - Dual gate dielectric scheme: SiON for high performance devices and high K for low power devices - Google Patents
Dual gate dielectric scheme: SiON for high performance devices and high K for low power devices Download PDFInfo
- Publication number
- USRE43673E1 USRE43673E1 US11/518,593 US51859306A USRE43673E US RE43673 E1 USRE43673 E1 US RE43673E1 US 51859306 A US51859306 A US 51859306A US RE43673 E USRE43673 E US RE43673E
- Authority
- US
- United States
- Prior art keywords
- area
- layer
- thickness
- dielectric layer
- dielectric
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
- 229910052814 silicon oxide Inorganic materials 0.000 title claims abstract 9
- 230000009977 dual effect Effects 0.000 title abstract description 9
- 239000000758 substrate Substances 0.000 claims abstract description 54
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 claims abstract description 29
- 229910052710 silicon Inorganic materials 0.000 claims abstract description 29
- 239000010703 silicon Substances 0.000 claims abstract description 29
- 229910044991 metal oxide Inorganic materials 0.000 claims abstract description 14
- 150000004706 metal oxides Chemical class 0.000 claims abstract description 14
- 150000004645 aluminates Chemical class 0.000 claims abstract description 10
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 claims description 47
- MCMNRKCIXSYSNV-UHFFFAOYSA-N Zirconium dioxide Chemical compound O=[Zr]=O MCMNRKCIXSYSNV-UHFFFAOYSA-N 0.000 claims description 32
- 239000000377 silicon dioxide Substances 0.000 claims description 20
- 229910052681 coesite Inorganic materials 0.000 claims description 17
- 229910052906 cristobalite Inorganic materials 0.000 claims description 17
- 229910052682 stishovite Inorganic materials 0.000 claims description 17
- 229910052905 tridymite Inorganic materials 0.000 claims description 17
- PNEYBMLMFCGWSK-UHFFFAOYSA-N aluminium oxide Inorganic materials [O-2].[O-2].[O-2].[Al+3].[Al+3] PNEYBMLMFCGWSK-UHFFFAOYSA-N 0.000 claims description 16
- 229910052593 corundum Inorganic materials 0.000 claims description 16
- CJNBYAVZURUTKZ-UHFFFAOYSA-N hafnium(IV) oxide Inorganic materials O=[Hf]=O CJNBYAVZURUTKZ-UHFFFAOYSA-N 0.000 claims description 16
- 229910001845 yogo sapphire Inorganic materials 0.000 claims description 16
- GWEVSGVZZGPLCZ-UHFFFAOYSA-N Titan oxide Chemical compound O=[Ti]=O GWEVSGVZZGPLCZ-UHFFFAOYSA-N 0.000 claims description 14
- 229910021420 polycrystalline silicon Inorganic materials 0.000 claims description 10
- 229920005591 polysilicon Polymers 0.000 claims description 10
- PBCFLUZVCVVTBY-UHFFFAOYSA-N tantalum pentoxide Inorganic materials O=[Ta](=O)O[Ta](=O)=O PBCFLUZVCVVTBY-UHFFFAOYSA-N 0.000 claims description 9
- 239000000463 material Substances 0.000 claims description 8
- 150000004760 silicates Chemical class 0.000 claims description 8
- 229910052581 Si3N4 Inorganic materials 0.000 claims description 7
- RUDFQVOCFDJEEF-UHFFFAOYSA-N yttrium(III) oxide Inorganic materials [O-2].[O-2].[O-2].[Y+3].[Y+3] RUDFQVOCFDJEEF-UHFFFAOYSA-N 0.000 claims description 7
- 239000004065 semiconductor Substances 0.000 claims description 6
- 229910021332 silicide Inorganic materials 0.000 claims description 6
- FVBUAEGBCNSCDD-UHFFFAOYSA-N silicide(4-) Chemical compound [Si-4] FVBUAEGBCNSCDD-UHFFFAOYSA-N 0.000 claims description 6
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 claims description 5
- 238000002955 isolation Methods 0.000 claims description 4
- 125000006850 spacer group Chemical group 0.000 claims 2
- 238000000034 method Methods 0.000 abstract description 39
- 230000008569 process Effects 0.000 abstract description 17
- 238000005516 engineering process Methods 0.000 abstract description 9
- BPQQTUXANYXVAA-UHFFFAOYSA-N Orthosilicate Chemical compound [O-][Si]([O-])([O-])[O-] BPQQTUXANYXVAA-UHFFFAOYSA-N 0.000 abstract description 3
- 239000010410 layer Substances 0.000 description 138
- 229920002120 photoresistant polymer Polymers 0.000 description 28
- QGZKDVFQNNGYKY-UHFFFAOYSA-N Ammonia Chemical compound N QGZKDVFQNNGYKY-UHFFFAOYSA-N 0.000 description 22
- 229910000069 nitrogen hydride Inorganic materials 0.000 description 18
- 238000000151 deposition Methods 0.000 description 16
- 239000003989 dielectric material Substances 0.000 description 16
- 230000008021 deposition Effects 0.000 description 12
- 238000004140 cleaning Methods 0.000 description 9
- QVGXLLKOCUKJST-UHFFFAOYSA-N atomic oxygen Chemical compound [O] QVGXLLKOCUKJST-UHFFFAOYSA-N 0.000 description 7
- 239000007789 gas Substances 0.000 description 7
- 239000001301 oxygen Substances 0.000 description 7
- 229910052760 oxygen Inorganic materials 0.000 description 7
- -1 oxynitrides Chemical class 0.000 description 7
- 238000005229 chemical vapour deposition Methods 0.000 description 6
- 239000002019 doping agent Substances 0.000 description 6
- 238000004519 manufacturing process Methods 0.000 description 6
- 238000000277 atomic layer chemical vapour deposition Methods 0.000 description 5
- 238000000137 annealing Methods 0.000 description 4
- 150000002500 ions Chemical class 0.000 description 4
- 230000003647 oxidation Effects 0.000 description 4
- 238000007254 oxidation reaction Methods 0.000 description 4
- 239000002356 single layer Substances 0.000 description 4
- 229910021417 amorphous silicon Inorganic materials 0.000 description 3
- 238000004380 ashing Methods 0.000 description 3
- 238000005530 etching Methods 0.000 description 3
- 239000007943 implant Substances 0.000 description 3
- 238000011065 in-situ storage Methods 0.000 description 3
- 239000011810 insulating material Substances 0.000 description 3
- 239000007788 liquid Substances 0.000 description 3
- 235000012239 silicon dioxide Nutrition 0.000 description 3
- VHUUQVKOLVNVRT-UHFFFAOYSA-N Ammonium hydroxide Chemical compound [NH4+].[OH-] VHUUQVKOLVNVRT-UHFFFAOYSA-N 0.000 description 2
- JBRZTFJDHDCESZ-UHFFFAOYSA-N AsGa Chemical compound [As]#[Ga] JBRZTFJDHDCESZ-UHFFFAOYSA-N 0.000 description 2
- ZOXJGFHDIHLPTG-UHFFFAOYSA-N Boron Chemical compound [B] ZOXJGFHDIHLPTG-UHFFFAOYSA-N 0.000 description 2
- 229910001218 Gallium arsenide Inorganic materials 0.000 description 2
- OAICVXFJPJFONN-UHFFFAOYSA-N Phosphorus Chemical compound [P] OAICVXFJPJFONN-UHFFFAOYSA-N 0.000 description 2
- BLRPTPMANUNPDV-UHFFFAOYSA-N Silane Chemical compound [SiH4] BLRPTPMANUNPDV-UHFFFAOYSA-N 0.000 description 2
- 229910000577 Silicon-germanium Inorganic materials 0.000 description 2
- QAOWNCQODCNURD-UHFFFAOYSA-N Sulfuric acid Chemical compound OS(O)(=O)=O QAOWNCQODCNURD-UHFFFAOYSA-N 0.000 description 2
- LEVVHYCKPQWKOP-UHFFFAOYSA-N [Si].[Ge] Chemical compound [Si].[Ge] LEVVHYCKPQWKOP-UHFFFAOYSA-N 0.000 description 2
- 229910021529 ammonia Inorganic materials 0.000 description 2
- 238000013459 approach Methods 0.000 description 2
- 229910052785 arsenic Inorganic materials 0.000 description 2
- RQNWIZPPADIBDY-UHFFFAOYSA-N arsenic atom Chemical compound [As] RQNWIZPPADIBDY-UHFFFAOYSA-N 0.000 description 2
- 230000008901 benefit Effects 0.000 description 2
- 229910052796 boron Inorganic materials 0.000 description 2
- 238000007796 conventional method Methods 0.000 description 2
- 230000007423 decrease Effects 0.000 description 2
- 238000001035 drying Methods 0.000 description 2
- 239000007772 electrode material Substances 0.000 description 2
- 230000002209 hydrophobic effect Effects 0.000 description 2
- 230000006872 improvement Effects 0.000 description 2
- 239000012212 insulator Substances 0.000 description 2
- 238000004518 low pressure chemical vapour deposition Methods 0.000 description 2
- 229910052698 phosphorus Inorganic materials 0.000 description 2
- 239000011574 phosphorus Substances 0.000 description 2
- 238000000623 plasma-assisted chemical vapour deposition Methods 0.000 description 2
- 230000009467 reduction Effects 0.000 description 2
- 229910000077 silane Inorganic materials 0.000 description 2
- XLYOFNOQVPJJNP-UHFFFAOYSA-N water Chemical compound O XLYOFNOQVPJJNP-UHFFFAOYSA-N 0.000 description 2
- 230000004913 activation Effects 0.000 description 1
- 230000015572 biosynthetic process Effects 0.000 description 1
- 238000010276 construction Methods 0.000 description 1
- 230000005669 field effect Effects 0.000 description 1
- 150000004767 nitrides Chemical class 0.000 description 1
- QJGQUHMNIGDVPM-UHFFFAOYSA-N nitrogen group Chemical group [N] QJGQUHMNIGDVPM-UHFFFAOYSA-N 0.000 description 1
- 230000005641 tunneling Effects 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/823437—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type with a particular manufacturing method of the gate conductors, e.g. particular materials, shapes
- H01L21/823456—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type with a particular manufacturing method of the gate conductors, e.g. particular materials, shapes gate conductors with different shapes, lengths or dimensions
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/823462—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type with a particular manufacturing method of the gate insulating layers, e.g. different gate insulating layer thicknesses, particular gate insulator materials or particular gate insulator implants
Definitions
- the present invention relates to a method of semiconductor manufacturing.
- the method involves forming two or more gate dielectric layers comprised of different materials during the fabrication of integrated circuits for system on a chip (SOC) technology.
- SOC system on a chip
- CMOS Complimentary metal oxide semiconductor
- FET field effect transistor
- a higher k value in materials such as Ta 2 O 5 , TiO 2 , Al 2 O 3 , ZrO 2 , HfO 2 , Y 2 O 3 , L 2 O 5 an their aluminates and silicates will enable an increase in the physical dielectric thickness to suppress tunneling current which causes a high gate leakage current in transistors.
- the high k dielectric material can be formed as an amorphous layer or as a monocrystalline layer.
- the interfacial layer for the gate dielectric includes oxides, nitrides, oxynitrides, and aluminates. In some cases an interfacial layer is omitted and the gate dielectric material is formed directly on silicon.
- the thickness of the gate oxide is critical to the performance of the device. There is a constant need for thinner oxides to allow a higher speed device with lower power consumption.
- Current technology requires gate oxide thicknesses of about 50 Angstroms or less.
- leakage current will increase tremendously as thickness is reduced. This will cause a large current in the standby mode (I OFF ) and a large standby power consumption, thereby making products with these devices commercially unacceptable.
- new gate dielectric materials are required to suppress gate leakage as the gate dielectric thickness approaches 20 nm or less.
- a method for forming dual gate oxide layers having different thicknesses is described in U.S. Pat. No. 6,265,325 in which a field oxide separates two device areas. After a thermal oxide layer is grown and a polysilicon layer is deposited, a photoresist mask is used to selectively uncover the substrate in one device area. A second oxide layer is grown that is thinner than the first oxide. Then a second polysilicon layer is formed over both device areas. A planarization step is employed to make the second polysilicon layer coplanar with the first polysilicon layer.
- the opening is filled with amorphous silicon, planarized, and is then annealed at ⁇ 600° C. to produce a permanent gate electrode.
- the method does not teach how to form a dielectric layer for a high performance device and a high k dielectric layer for a low power device on the same substrate for a SOC application.
- a method is needed whereby a gate dielectric layer with an EOT of less than 10 nm for a high performance device and a high k dielectric layer with an EOT preferably ⁇ 10 nm for a low power device can be formed on the same substrate for current and future SOC applications.
- An objective of the present invention is to provide a method of forming a SiON dielectric layer and a high k dielectric layer on the same substrate during the fabrication of a semiconductor device, micro-electromechanical (MEMS) device, or other device requiring the formation of a gate electrode on a substrate.
- MEMS micro-electromechanical
- a further objective of the present invention is to provide a method of forming a high k dielectric layer that is scalable to the 70 nm and 50 nm technology nodes, preferably with an EOT that is ⁇ 1.8 nm for a low power device.
- a still further objective of the present invention is to provide a dual gate dielectric scheme that is compatible with a conventional dual or triple thickness SiO 2 process.
- a still further objective is to provide an efficient, low cost dual gate dielectric process in which the high k dielectric layer can be annealed simultaneously with the growth of the second dielectric layer.
- an interfacial layer comprised of SiO 2 , SiON, or Si 3 N 4 is deposited on the substrate.
- a high k dielectric material is then deposited by a chemical vapor deposition (CVD), metal-organic CVD (MOCVD), or atomic layer CVD (ALD) process.
- the high k dielectric material is selected from a group of metal oxides including Ta 2 O 5 , TiO 2 , Al 2 O 3 , ZrO 2 , HfO 2 , Y 2 O 3 , L 2 O 3 and their aluminates and silicates.
- the high k dielectric material may comprise a single layer of one metal oxide or several layers including two or more metal oxides.
- a photoresist is coated and patterned on the high k dielectric layer to uncover the substrate in a region that will form the high performance device. After the high k dielectric and interfacial layers are removed in exposed regions, the photoresist is stripped and the substrate is cleaned.
- An ultra thin SiON layer with an EOT of preferably ⁇ 10 nm is then deposited by using a silicon source gas in combination with NH 3 , NO or N 2 with O 2 . During the deposition of the second dielectric layer, the high k dielectric layer is annealed in an in-situ process.
- a post-deposition anneal involving NH 3 or a nitrogen containing gas may be added to further reduce leakage current and lower EOT.
- Conventional processing is followed to complete the construction of a MOSFET that is a low power device from the region containing the high k dielectric layer and a MOSFET that is a high performance device from the region containing the SiON dielectric layer.
- a substrate in which STI regions separate device areas that will become a low power device, a high performance device, and an I/O device.
- An interfacial layer comprised of SiON, Si 3 N 4 or SiO 2 is deposited on the substrate.
- a high k dielectric material is then deposited by a CVD, MOCVD, or ALD process.
- the high k dielectric material is selected from a group metal oxides and their aluminates and silicates described in the first embodiment.
- the high k dielectric material may comprise a single layer of one metal oxide or several layers including two or more metal oxides.
- a photoresist is coated and patterned on the high k dielectric layer to uncover the substrate in a region that will form the high performance device and which will form the I/O device.
- the photoresist is stripped and the substrate is cleaned.
- An ultra thin SiON layer with an EOT of preferably ⁇ 10 nm is then deposited by using a silicon source gas in combination with NH 3 , NO or N 2 with O 2 .
- the high k dielectric layer is annealed.
- a second photoresist is then coated and patterned to expose the high k dielectric layer above the I/O device area. An etch selectively removes the SiON layer over the third device area. After a photoresist strip and a cleaning step, an oxide layer is grown on the third device area to form a gate dielectric layer with a thickness that is consistent with an I/O device.
- FIG. 1a is a cross sectional view of a structure having two device areas separated by STI regions and upon which an interfacial layer and a high k dielectric layer have been formed.
- FIG. 1b is a cross sectional view of the two device areas in FIG. 1a after a patterned photoresist was used as an etch mask for the removal of the layers above one device area.
- FIG. 1c is a cross sectional view of the two device areas in FIG. 1b with the photoresist removed and a second dielectric layer formed on the second device area.
- FIG. 1d is a cross sectional view of the two device areas in FIG. 1c after a polysilicon layer is deposited on the substrate.
- FIG. 1e is a cross sectional view after MOSFETs for a low power device and a high performance device have been fabricated on the same substrate.
- FIG. 2a is a cross sectional view of a structure having three device areas separated by STI structures on a substrate.
- FIG. 2b is a cross sectional view of the three device areas in FIG. 2a after a patterned photoresist was used as an etch mask for the removal of the layers above two device areas.
- FIG. 2c is a cross sectional view of the three device areas in FIG. 2b with the photoresist removed and a second dielectric layer formed on two device areas.
- FIG. 2d is a cross sectional view of the three device areas in FIG. 2c after a patterned photoresist was used as an etch mask for the removal of the second dielectric layer above the third device area.
- FIG. 2e is a cross sectional view of the three device areas in FIG. 2d with the photoresist removed and a third dielectric layer formed on the third device area.
- FIG. 2f is a cross sectional view of the three device areas in FIG. 2e after a polysilicon layer is deposited on the substrate.
- FIG. 2g is a cross sectional view after MOSFETs for a low power device, a high performance device and an I/O device are formed on the same substrate.
- FIG. 3 is a plot of voltage vs. leakage density showing a reduction in leakage current following an oxygen anneal of a HfO 2 high k dielectric layer.
- FIG. 4 is a plot of voltage vs. leakage current showing a reduction in leakage current when an NH 3 anneal follows an oxygen anneal of a high k dielectric layer comprised of ZrO 2 and Al 2 O 3 .
- the present invention provides a method for forming a high k dielectric layer and an SiON dielectric layer on the same substrate.
- the high k dielectric layer is incorporated into a low power device and the SiON dielectric layer is incorporated into a high performance device.
- FIGS. 1a-1e are intended to give a description of the first embodiment, the scope of the present invention is not limited by the drawings.
- the FIGS. 1a-1e are not necessarily drawn to scale.
- the substrate is simplified in the drawings and a substructure containing other devices and sub-layers is not shown.
- a structure 10 is shown which consists of a substrate 11 and shallow trench isolation regions 12 that separate device areas 13 and 14 .
- a MOSFET which is a low power device will be fabricated or device area 13 and a MOSFET which is a high performance device will be fabricated on device area 14 .
- the substrate 11 is preferably silicon but may be made of gallium arsenide, silicon-germanium, or silicon-on-insulator (SOI) substrates. Furthermore, the substrate 11 may contain dopants that are either n-type or p-type dopants.
- STI regions 12 contain an insulating material such as silicon dioxide and are formed by a conventional method that is not described herein.
- An interfacial layer 15 is deposited on substrate 11 to a thickness between 0 and 30 Angstroms and consists of a material such as SiO 2 , SiON, or silicon nitride.
- the interfacial layer 15 is preferably formed by a rapid thermal process (RTP) in a temperature range of about 500° C. to 1000° C. although a plasma enhanced CVD or a low pressure CVD can also be used for the deposition.
- RTP rapid thermal process
- the RTP preferably involves a silane or silicon containing gas as well as NH 3 .
- the RTP may include N 2 O, O 2 or NO in combination with NH 3 , or N 2 and O 2 instead of NH 3 .
- a high k dielectric stack 16 is then formed on the interfacial layer 15 by a CVD, MOCVD, or ALD process.
- the interfacial layer may not be required in some cases but generally an interfacial layer 15 is preferred in order to enable a smooth interface between the substrate 11 and the high k dielectric stack 16 .
- a pre-gate cleaning step which is suitable for high-k deposition can be inserted before the high k dielectric stack 16 deposition. Such a cleaning step typically involves a hydrophilic or hydrophobic technique that is well known to those skilled in the art.
- the high k dielectric stack 16 may consist of a single layer or may be two or more layers comprising one or more materials selected from the group including Ta 2 O 5 , TiO 2 , Al 2 O 3 , ZrO 2 , HfO 2 , Y 2 O 3 , L 2 O 3 and their aluminates and silicates.
- a preferred thickness of the high k dielectric stack 16 is from about 15 to 100 Angstroms.
- a photoresist 17 is coated on the high k dielectric stack 16 and patterned such that regions of photoresist 17 are washed away above device area 14 and remain on device area 13 .
- a wet etch or plasma etch is then performed to selectively remove layers 15 and 16 that have been exposed by the opening in photoresist 17 .
- Some metal oxides such as HfO 2 are very resistant to HF and wet etchants like H 2 SO 4 /H 2 O 2 (SPM). Therefore, a plasma etch may be preferred for removal of the high k dielectric stack 16 .
- the high k dielectric layer is a silicate of a metal oxide such as Hf X Si Y O Z
- a buffered HF etch may be preferred for removing high k dielectric stack 16 .
- a wet etch with a buffered HF solution is normally used to remove silicon oxynitride layer 15 .
- the photoresist 17 is stripped by an oxygen ashing method or by immersing the structure 10 in a liquid stripper.
- the structure 10 is then typically cleaned by immersing sequentially in NH 4 OH/H 2 O 2 (SC-1) and HCl/H 2 O 2 (SC-2) cleaning solutions that are part of the standard RCA cleaning process followed by DI water rinsing and drying.
- SC-1 NH 4 OH/H 2 O 2
- SC-2 HCl/H 2 O 2
- An ultra thin dielectric layer 18 is then grown on device area 14 and during the process the high k dielectric stack 16 is annealed.
- layer 18 preferably has an EOT ⁇ 10 nm.
- Layer 18 also covers STI regions 12 that are exposed after removal of interfacial layer 15 and high k dielectric stack 16 .
- the annealing is a rapid thermal process and is performed in a temperature range of about 500° C. to 1000° C. for about 10 to 500 seconds and may include O 2 , N 2 , NO, NH 3 , or any combination of the aforementioned gases.
- a dielectric layer 18 comprised of SiO 2 is formed instead of SiON.
- the annealing improves the quality of the high k dielectric material and lowers the leakage current in the MOSFET that is formed from the dielectric stack 16
- the top curve 60 in the plot depicted in FIG. 3 shows the leakage current associated with a particular applied voltage in a device fabricated from this stack.
- a significant improvement is noted when the HfO 2 layer 16 is annealed in an O 2 ambient at 600° C. for 60 seconds.
- the lower curve 61 in FIG. 3 indicates that the post-deposition anneal with O 2 reduces the leakage current significantly, especially for a normal operating voltage of about 2 V.
- the top curve 62 in the plot depicted in FIG. 4 shows the leakage current vs. voltage in a device fabricated from a high k dielectric stack with ZrO 2 /Al 2 O 3 which has no interfacial layer 15 .
- the middle curve 63 indicates a lower leakage current of ZrO 2 /Al 2 O 3 grown on a rapid thermal oxidation (RTO) surface.
- the lower curve 64 in FIG. 4 shows the leakage current is further reduced after a post deposition anneal with NH 3 at 700° C. Note that the EOT also decreases from 1.59 nm to 1.29 nm following the NH 3 anneal.
- a conductive layer 19 is deposited on device areas 13 and 14 .
- the conductive layer 19 is polysilicon that may be doped with boron, arsenic, phosphorus, or other useful dopant atoms.
- Layer 19 can also be comprised of other known gate electrode materials such as amorphous silicon.
- a MOSFET is fabricated in device areas 13 and 14 from the structure 10 shown in FIG. 1d .
- a photoresist (not shown) is patterned and serves as an etch mask for etching the gate electrode pattern through layer 19 to form gate electrodes 19 a in device regions 13 and 14 .
- gate dielectric stack 16 , gate dielectric layer 18 , and interfacial layer 15 are etched in a self-aligned manner.
- an ion implant is performed to form lightly doped regions 20 , 22 in substrate 11 adjacent to gate electrodes 19 a.
- structure 10 comprises a MOSFET 26 that is a lower power device and a MOSFET 27 which is a high performance device.
- MOSFET 26 contains a high k dielectric layer 16 that enables the low power device to meet future requirements of ⁇ 1.8 nm EOT. Gate leakage current has been suppressed to an acceptable level. Furthermore, on the same substrate, a MOSFET 27 has been fabricated which contains a SiON gate dielectric layer that is extendable to ⁇ 1 nm EOT to satisfy future requirements for 50 and 70 nm technology nodes. The method can be readily implemented in a manufacturing scheme at a minimal cost, especially when the high k dielectric anneal step is performed in-situ with the silicon oxynitride deposition of the second gate dielectric layer.
- a method for forming three distinct devices on the same substrate.
- a high k dielectric layer is incorporated in a low power device, and silicon oxynitride or SiO 2 layers are incorporated in high performance and I/O devices.
- FIGS. 2a-2g are intended to give a description of the second embodiment, the scope of the present invention is not limited by the drawings.
- the FIGS. 2a-2g are not necessarily drawn to scale.
- the substrate is simplified in the drawings and a substructure containing other devices and sub-layers is not shown.
- a structure 30 which consists of a substrate 31 and shallow trench isolation regions 32 that separate device areas 33 , 34 and 35 .
- a low power device will be fabricated on device area 33 while a high performance device and an I/O device will be fabricated on device areas 34 and 35 , respectively.
- the substrate 31 is preferably silicon but may be made of gallium arsenide, silicon-germanium, or silicon-on-insulator (SOI) substrates. Furthermore, the substrate 31 may contain dopants that are either n-type or p-type dopants.
- STI regions 32 contain an insulating material such as silicon dioxide and are formed by a conventional method that is not described to herein.
- An interfacial layer 36 is deposited on substrate 31 to a thickness between about 0 and 15 Angstroms and consists of a material such as SiO 2 , SiON, or silicon nitride.
- the interfacial layer 36 is preferably formed by a rapid thermal process (RTP) in a temperature range of between 500° C. and 1000° C. although a plasma enhanced CVD or a low pressure CVD can also be used for the deposition.
- RTP rapid thermal process
- the RTP preferably involves a silane or silicon containing source gas as well as NH 3 .
- the RTP may include N 2 O, O 2 or NO in combination with NH 3 , or N 2 and O 2 instead of NH 3 .
- a high k dielectric stack 37 is then formed on the interfacial layer 36 by a CVD, MOCVD, or ALD process.
- the interfacial layer may not be required in some cases but generally an interfacial layer 36 is preferred in order to enable a smooth interface between the substrate 31 and the high k dielectric stack 37 .
- a pre-gate cleaning step which is suitable for high-k deposition can be inserted before the high k dielectric stack 37 deposition. Such a cleaning step typically involves a hydrophilic or hydrophobic technique that is well known to those skilled in the art.
- the high k dielectric stack 37 may consist of a single layer or may be two or more layers comprising one or more materials selected from the group including Ta 2 O 5 , TiO 2 , Al 2 O 3 , ZrO 2 , HfO 2 , Y 2 O 3 , L 2 O 3 and their aluminates and silicates.
- a preferred thickness of the high k dielectric stack 37 is from about 15 to 100 Angstroms.
- a photoresist 38 is coated on the high k dielectric stack 37 and patterned such that regions of photoresist 38 are washed away by developer above device areas 34 and 35 and remain on device area 33 .
- a wet etch or plasma etch as described is then performed to selectively remove layers 36 and 37 that have been exposed by the opening in photoresist 38 .
- Some metal oxides such as HfO 2 are very resistant to HF and wet etchants like H 2 SO 4 /H 2 O 2 (SPM). Therefore, a plasma etch may be preferred for removal of the high k dielectric stack 37 .
- the high k dielectric material is a silicate of a metal oxide such as Hf X Si Y O Z
- a buffered HF etch may be preferred for removing high k dielectric stack 37 .
- a wet etch involving a buffered HF solution is normally used to remove silicon oxynitride layer 36 .
- the photoresist 38 is stripped by an oxygen ashing method or by immersing the structure 30 in a liquid stripper.
- the structure 30 is then typically cleaned by immersing sequentially in NH 4 OH/H 2 O 2 (SC-1) and HCl/H 2 O 2 (SC-2) cleaning solutions that are part of the standard RCA cleaning process followed by DI water rinsing and drying.
- SC-1 NH 4 OH/H 2 O 2
- SC-2 HCl/H 2 O 2
- An ultra thin dielectric layer 39 is then grown on device areas 34 , 35 and during the process the high k dielectric stack 37 is annealed.
- layer 39 preferably has an EOT ⁇ 10 nm.
- Layer 39 also covers STI regions 32 that are exposed after removal of interfacial layer 36 and high k dielectric stack 37 .
- the annealing is a rapid thermal process and is performed in a temperature range of about 500° C. to 1000° C. for about 10 to 500 seconds and may include O 2 , N 2 , NO, NH 3 , or any combination of the aforementioned gases.
- a dielectric layer 39 comprised of SiO 2 is formed instead of SiON. The annealing improves the quality of the high k dielectric material and lowers the leakage current in the MOSFET that is formed from the dielectric stack 37 .
- the top curve 60 in the plot depicted in FIG. 3 shows the leakage current associated with a particular applied voltage in a device fabricated from this stack.
- a significant improvement is noted when the HfO 2 layer 37 is annealed in an O 2 ambient at 600° C. for 60 seconds.
- the lower curve 61 in FIG. 3 indicates that the post-deposition anneal with O 2 reduces the leakage current significantly, especially for a normal operating voltage of about 2 V.
- the top curve 62 in the plot depicted in FIG. 4 shows the leakage current vs. voltage in a device fabricated from a high k dielectric stack with ZrO 2 /Al 2 O 3 which has no interfacial layer 36 .
- the middle curve 63 indicates a lower leakage current of ZrO 2 /Al 2 O 3 grown on a rapid thermal oxidation (RTO) surface.
- the lower curve 64 in FIG. 4 shows the leakage current is further reduced after a post deposition anneal with NH 3 at 700° C. Note that the EOT also decreases from 1.59 nm to 1.29 nm following the NH 3 anneal.
- a photoresist 40 is coated on the high k dielectric stack 37 and on dielectric layer 39 and is patterned such that regions of photoresist 40 are washed away by developer above device area 35 and remain on device areas 33 and 34 .
- a wet etch or plasma etch is then performed to selectively remove layer 39 in device area 35 that has been exposed by the opening in photoresist 40 which results in a structure 30 .
- the photoresist 40 is stripped by an oxygen ashing method or by a liquid stripper and structure 30 is then cleaned as before with SC-1 and SC-2 solutions.
- a SiO 2 layer 41 is formed by a rapid thermal oxidation method with a thickness between about 10 and 100 Angstroms that is consistent with a dielectric layer for an I/O device in device area 35 .
- dielectric layer is 39 is silicon oxynitride
- layer 39 prevents any further oxidation of device area 34 . If dielectric layer 39 is SiO 2 , the thickness of layer 39 in device area 34 increases slightly during the SiO 2 growth in device area 35 .
- FIG. 2f shows that a conductive layer 42 is deposited on device areas 33 , 34 , and 35 .
- the conductive layer 42 is polysilicon that may be doped with boron, arsenic, phosphorus, or other useful dopants.
- Layer 42 can also be comprised of other known gate electrode materials such as amorphous silicon.
- a MOSFET is fabricated in each of device areas 33 , 34 and 35 .
- a photoresist (not shown) is patterned and serves as an etch mask for etching the gate electrode pattern through layer 42 to form gate electrodes 42 a in device areas 33 , 34 and 35 .
- gate dielectric stack 37 , dielectric layers 39 , 41 , and interfacial layer 36 are etched in a self-aligned manner.
- an ion implant is performed to form lightly doped regions 43 , 45 and 47 in substrate 31 adjacent to gate electrodes 42 a.
- Conventional processing is followed to introduce nitride spacers 49 on the sides of the electrodes 42 a and on the sidewalls of layers 36 , 37 .
- An ion implant is generally employed to form heavily doped source/drain (S/D) regions 44 , 46 , 48 in the substrate 31 .
- Silicide regions 50 are formed on gate electrodes 42 a and above heavily doped S/D regions 44 , 46 , and 48 .
- Contacts can then be made to silicide regions 50 from an overlying conductive layer in subsequent processing.
- structure 30 comprises a MOSFET 33 that is a lower power device, a MOSFET 34 that is a high performance device, and a MOSFET 35 which is an I/O device.
- the method is compatible with dual oxide dielectric thicknesses since dielectric layers 39 and 41 may both be SiO 2 and have differing thicknesses. Those skilled in the art will recognize that the method can be expanded to include three or more gate dielectric layers with differing SiO 2 thicknesses by repeating the steps depicted in FIGS. 2d and 2e for each additional gate dielectric layer.
- An advantage of the second embodiment over prior art is that a device containing a high k dielectric layer which enables the low power device to meet future requirements of ⁇ 1.8 nm EOT is formed on the same substrate with a high performance device having a gate dielectric EOT that is extendable to ⁇ 1 nm for 50 nm and 70 nm technology nodes. Furthermore, an I/O device that provides greater SOC capability is also formed on the same substrate. Gate leakage current has been suppressed to an acceptable level in the low power device. The method can be readily implemented in a manufacturing scheme at a minimal cost, especially when the high k dielectric anneal step is performed in-situ with the deposition of the second gate dielectric layer.
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Insulated Gate Type Field-Effect Transistor (AREA)
Abstract
A method of forming dual gate dielectric layers that is extendable to satisfying requirements for 50 nm and 70 nm technology nodes is described. A substrate is provided with STI regions that separate device areas. An interfacial layer and a high k dielectric layer are sequentially deposited on the substrate. The two layers are removed over one device area and an ultra thin silicon oxynitride layer with an EOT<10 nm is grown on the exposed device area. The high k dielectric layer is annealed during growth of the SiON dielectric layer. The high k dielectric layer is formed from a metal oxide or its silicate or aluminate and enables a low power device to be fabricated with an EOT<1.8 nm with a suppressed leakage current. The method is compatible with a dual or triple oxide thickness process when forming multiple gates.
Description
This application is a continuation of U.S. Ser. No. 10/282,387, filed Oct. 29, 2002 now U.S. Pat No. 6,706,581.
The present invention relates to a method of semiconductor manufacturing. In particular, the method involves forming two or more gate dielectric layers comprised of different materials during the fabrication of integrated circuits for system on a chip (SOC) technology.
Complimentary metal oxide semiconductor (CMOS) field effect transistor (FET) technology is being driven to smaller gate electrode sizes by a constant demand for higher performance. As stated in an article “Outlook on New Transistor Materials” by L. Peters in Semiconductor International, Oct. 1, 2001 edition, the next generation 70 nm and 50 nm technology nodes will need new gate dielectric materials in order to accommodate a shrinking gate size. A high k dielectric option comprised of a metal oxide is a leading candidate to replace the traditional oxide or oxynitride layer. A higher k value in materials such as Ta2O5, TiO2, Al2O3, ZrO2, HfO2, Y2O3, L2O5 an their aluminates and silicates will enable an increase in the physical dielectric thickness to suppress tunneling current which causes a high gate leakage current in transistors. The high k dielectric material can be formed as an amorphous layer or as a monocrystalline layer. The interfacial layer for the gate dielectric includes oxides, nitrides, oxynitrides, and aluminates. In some cases an interfacial layer is omitted and the gate dielectric material is formed directly on silicon.
The thickness of the gate oxide is critical to the performance of the device. There is a constant need for thinner oxides to allow a higher speed device with lower power consumption. Current technology requires gate oxide thicknesses of about 50 Angstroms or less. For ultra thin silicon dioxide gates, leakage current will increase tremendously as thickness is reduced. This will cause a large current in the standby mode (IOFF) and a large standby power consumption, thereby making products with these devices commercially unacceptable. Thus, new gate dielectric materials are required to suppress gate leakage as the gate dielectric thickness approaches 20 nm or less.
With the introduction of system on a chip (SOC) technology, there is a need to form multiple gate dielectric thicknesses on a substrate to enable different functions to perform simultaneously. For example, circuits for I/O connections, high performance devices, and low power devices must be fabricated on the same substrate. While low power circuits currently require an effective gate oxide thickness (EOT) of 12 to 15 Angstroms and high performance circuits need an EOT in the range of 8 to 12 Angstroms, the IC industry predicts the driver for high k dielectrics will be the low power application with an estimated EOT=1.8 nm in 2005. Silicon oxynitride (SiON) can function adequately as the gate dielectric for high performance devices until 2005, but for low power devices the switch to high k dielectrics must occur for an EOT<17 Angstroms in order to satisfy the leakage requirements.
A method for forming dual gate oxide layers having different thicknesses is described in U.S. Pat. No. 6,265,325 in which a field oxide separates two device areas. After a thermal oxide layer is grown and a polysilicon layer is deposited, a photoresist mask is used to selectively uncover the substrate in one device area. A second oxide layer is grown that is thinner than the first oxide. Then a second polysilicon layer is formed over both device areas. A planarization step is employed to make the second polysilicon layer coplanar with the first polysilicon layer.
Another method for fabricating a dual oxide gate structure is provided in U.S. Pat. No. 5,960,289. An oxide in the range of 50 to 240 Angstroms thick is grown between shallow trench isolation (STI) regions and is protected by subsequently depositing a thin silicon oxynitride (SiON) layer. A photoresist layer is coated and patterned and serves as an etch mask for selectively removing the SiO2 and SiON over one device region. A thin oxide which is 20 to 60 Angstroms thick is then grown over the exposed device region while SiON prevents any additional oxide growth on the other device region. This prior art and the previous case do not address extendibility to gate dielectric thicknesses less than 20 Angstroms where high k dielectric materials will be needed.
Related U.S. Pat. Nos. 6,159,782 and 6,248,675 introduce a high k dielectric approach for manufacturing an N-channel MOSFET and a P-channel MOSFET on the same substrate. High temperature processes such as activation anneal of implanted ions and silicidation anneal are performed on a dummy gate electrode and sacrificial gate dielectric so as to preserve the integrity of a Ta2O5 high k dielectric that is deposited later and is sensitive to temperatures over 800° C. Once the dummy gate electrode is removed by etching to form a gate opening, a conformal layer of SiON is deposited followed by a conformal layer of Ta2O5. The opening is filled with amorphous silicon, planarized, and is then annealed at <600° C. to produce a permanent gate electrode. However, the method does not teach how to form a dielectric layer for a high performance device and a high k dielectric layer for a low power device on the same substrate for a SOC application.
Therefore, a method is needed whereby a gate dielectric layer with an EOT of less than 10 nm for a high performance device and a high k dielectric layer with an EOT preferably <10 nm for a low power device can be formed on the same substrate for current and future SOC applications.
An objective of the present invention is to provide a method of forming a SiON dielectric layer and a high k dielectric layer on the same substrate during the fabrication of a semiconductor device, micro-electromechanical (MEMS) device, or other device requiring the formation of a gate electrode on a substrate.
A further objective of the present invention is to provide a method of forming a high k dielectric layer that is scalable to the 70 nm and 50 nm technology nodes, preferably with an EOT that is <1.8 nm for a low power device.
A still further objective of the present invention is to provide a dual gate dielectric scheme that is compatible with a conventional dual or triple thickness SiO2 process.
A still further objective is to provide an efficient, low cost dual gate dielectric process in which the high k dielectric layer can be annealed simultaneously with the growth of the second dielectric layer.
These objectives are achieved by first providing a substrate with device areas separated by regions of insulating material such as STI features. In the first embodiment, an interfacial layer comprised of SiO2, SiON, or Si3N4 is deposited on the substrate. A high k dielectric material is then deposited by a chemical vapor deposition (CVD), metal-organic CVD (MOCVD), or atomic layer CVD (ALD) process. The high k dielectric material is selected from a group of metal oxides including Ta2O5, TiO2, Al2O3, ZrO2, HfO2, Y2O3, L2O3 and their aluminates and silicates. The high k dielectric material may comprise a single layer of one metal oxide or several layers including two or more metal oxides. A photoresist is coated and patterned on the high k dielectric layer to uncover the substrate in a region that will form the high performance device. After the high k dielectric and interfacial layers are removed in exposed regions, the photoresist is stripped and the substrate is cleaned. An ultra thin SiON layer with an EOT of preferably <10 nm is then deposited by using a silicon source gas in combination with NH3, NO or N2 with O2. During the deposition of the second dielectric layer, the high k dielectric layer is annealed in an in-situ process. A post-deposition anneal involving NH3 or a nitrogen containing gas may be added to further reduce leakage current and lower EOT. Conventional processing is followed to complete the construction of a MOSFET that is a low power device from the region containing the high k dielectric layer and a MOSFET that is a high performance device from the region containing the SiON dielectric layer.
In a second embodiment, a substrate is provided in which STI regions separate device areas that will become a low power device, a high performance device, and an I/O device. An interfacial layer comprised of SiON, Si3N4 or SiO2 is deposited on the substrate. A high k dielectric material is then deposited by a CVD, MOCVD, or ALD process. The high k dielectric material is selected from a group metal oxides and their aluminates and silicates described in the first embodiment. The high k dielectric material may comprise a single layer of one metal oxide or several layers including two or more metal oxides. A photoresist is coated and patterned on the high k dielectric layer to uncover the substrate in a region that will form the high performance device and which will form the I/O device. After the high k dielectric and interfacial layers are removed from exposed regions, the photoresist is stripped and the substrate is cleaned. An ultra thin SiON layer with an EOT of preferably <10 nm is then deposited by using a silicon source gas in combination with NH3, NO or N2 with O2. During the deposition of the second dielectric layer that will become part of the high performance device, the high k dielectric layer is annealed. A second photoresist is then coated and patterned to expose the high k dielectric layer above the I/O device area. An etch selectively removes the SiON layer over the third device area. After a photoresist strip and a cleaning step, an oxide layer is grown on the third device area to form a gate dielectric layer with a thickness that is consistent with an I/O device.
The drawings illustrate embodiments of the invention and together with the description serve to explain the principles of the present invention.
The present invention provides a method for forming a high k dielectric layer and an SiON dielectric layer on the same substrate. In the first embodiment, the high k dielectric layer is incorporated into a low power device and the SiON dielectric layer is incorporated into a high performance device.
While the drawings in FIGS. 1a-1e are intended to give a description of the first embodiment, the scope of the present invention is not limited by the drawings. For example, the FIGS. 1a-1e are not necessarily drawn to scale. In addition, the substrate is simplified in the drawings and a substructure containing other devices and sub-layers is not shown. Referring to FIG. 1a , a structure 10 is shown which consists of a substrate 11 and shallow trench isolation regions 12 that separate device areas 13 and 14. A MOSFET which is a low power device will be fabricated or device area 13 and a MOSFET which is a high performance device will be fabricated on device area 14. The substrate 11 is preferably silicon but may be made of gallium arsenide, silicon-germanium, or silicon-on-insulator (SOI) substrates. Furthermore, the substrate 11 may contain dopants that are either n-type or p-type dopants. STI regions 12 contain an insulating material such as silicon dioxide and are formed by a conventional method that is not described herein.
An interfacial layer 15 is deposited on substrate 11 to a thickness between 0 and 30 Angstroms and consists of a material such as SiO2, SiON, or silicon nitride. The interfacial layer 15 is preferably formed by a rapid thermal process (RTP) in a temperature range of about 500° C. to 1000° C. although a plasma enhanced CVD or a low pressure CVD can also be used for the deposition. When the layer is SiON, the RTP preferably involves a silane or silicon containing gas as well as NH3. Optionally, the RTP may include N2O, O2 or NO in combination with NH3, or N2 and O2 instead of NH3.
A high k dielectric stack 16 is then formed on the interfacial layer 15 by a CVD, MOCVD, or ALD process. The interfacial layer may not be required in some cases but generally an interfacial layer 15 is preferred in order to enable a smooth interface between the substrate 11 and the high k dielectric stack 16. A pre-gate cleaning step which is suitable for high-k deposition can be inserted before the high k dielectric stack 16 deposition. Such a cleaning step typically involves a hydrophilic or hydrophobic technique that is well known to those skilled in the art. The high k dielectric stack 16 may consist of a single layer or may be two or more layers comprising one or more materials selected from the group including Ta2O5, TiO2, Al2O3, ZrO2, HfO2, Y2O3, L2O3 and their aluminates and silicates. A preferred thickness of the high k dielectric stack 16 is from about 15 to 100 Angstroms.
Referring to FIG. 1b , a photoresist 17 is coated on the high k dielectric stack 16 and patterned such that regions of photoresist 17 are washed away above device area 14 and remain on device area 13. A wet etch or plasma etch is then performed to selectively remove layers 15 and 16 that have been exposed by the opening in photoresist 17. Some metal oxides such as HfO2 are very resistant to HF and wet etchants like H2SO4/H2O2 (SPM). Therefore, a plasma etch may be preferred for removal of the high k dielectric stack 16. If the high k dielectric layer is a silicate of a metal oxide such as HfXSiYOZ, then a buffered HF etch may be preferred for removing high k dielectric stack 16. A wet etch with a buffered HF solution is normally used to remove silicon oxynitride layer 15.
Referring to FIG. 1c , the photoresist 17 is stripped by an oxygen ashing method or by immersing the structure 10 in a liquid stripper. The structure 10 is then typically cleaned by immersing sequentially in NH4OH/H2O2 (SC-1) and HCl/H2O2 (SC-2) cleaning solutions that are part of the standard RCA cleaning process followed by DI water rinsing and drying.
An ultra thin dielectric layer 18 is then grown on device area 14 and during the process the high k dielectric stack 16 is annealed. When dielectric layer 18 is silicon oxynitride, layer 18 preferably has an EOT<10 nm. Layer 18 also covers STI regions 12 that are exposed after removal of interfacial layer 15 and high k dielectric stack 16. The annealing is a rapid thermal process and is performed in a temperature range of about 500° C. to 1000° C. for about 10 to 500 seconds and may include O2, N2, NO, NH3, or any combination of the aforementioned gases. When only an oxygen ambient is employed, a dielectric layer 18 comprised of SiO2 is formed instead of SiON. The annealing improves the quality of the high k dielectric material and lowers the leakage current in the MOSFET that is formed from the dielectric stack 16
For example, when the high k dielectric stack 16 is a layer of HfO2 that is deposited on an SiON interfacial layer that has been formed under conditions including ammonia at 560° C., the top curve 60 in the plot depicted in FIG. 3 shows the leakage current associated with a particular applied voltage in a device fabricated from this stack. A significant improvement is noted when the HfO2 layer 16 is annealed in an O2 ambient at 600° C. for 60 seconds. The lower curve 61 in FIG. 3 indicates that the post-deposition anneal with O2 reduces the leakage current significantly, especially for a normal operating voltage of about 2 V.
When the high k dielectric stack 16 is comprised of ZrO2 and Al2O3 layers, then an anneal with NH3 is especially effective in reducing the leakage current as illustrated in FIG. 4 . The top curve 62 in the plot depicted in FIG. 4 shows the leakage current vs. voltage in a device fabricated from a high k dielectric stack with ZrO2/Al2O3 which has no interfacial layer 15. The middle curve 63 indicates a lower leakage current of ZrO2/Al2O3 grown on a rapid thermal oxidation (RTO) surface. The lower curve 64 in FIG. 4 shows the leakage current is further reduced after a post deposition anneal with NH3 at 700° C. Note that the EOT also decreases from 1.59 nm to 1.29 nm following the NH3 anneal.
Referring to FIG. 1d , a conductive layer 19 is deposited on device areas 13 and 14. Preferably, the conductive layer 19 is polysilicon that may be doped with boron, arsenic, phosphorus, or other useful dopant atoms. Layer 19 can also be comprised of other known gate electrode materials such as amorphous silicon.
Referring to FIG. 1e , a MOSFET is fabricated in device areas 13 and 14 from the structure 10 shown in FIG. 1d . A photoresist (not shown) is patterned and serves as an etch mask for etching the gate electrode pattern through layer 19 to form gate electrodes 19a in device regions 13 and 14. Then gate dielectric stack 16, gate dielectric layer 18, and interfacial layer 15 are etched in a self-aligned manner. Typically, an ion implant is performed to form lightly doped regions 20, 22 in substrate 11 adjacent to gate electrodes 19a. Conventional processing is followed to introduce nitride spacers 24 on the sides of the electrodes 19a and to form heavily doped source/drain (S/D) regions 21, 23 in the substrate 11. Silicide regions 25 are formed on gate electrodes 19a and above heavily doped S/ D regions 21, 23. Contacts (not shown) can then be made to silicide regions 25 from an overlying conductive layer in subsequent processing. The result is that structure 10 comprises a MOSFET 26 that is a lower power device and a MOSFET 27 which is a high performance device.
The advantage of the first embodiment over prior art is that MOSFET 26 contains a high k dielectric layer 16 that enables the low power device to meet future requirements of <1.8 nm EOT. Gate leakage current has been suppressed to an acceptable level. Furthermore, on the same substrate, a MOSFET 27 has been fabricated which contains a SiON gate dielectric layer that is extendable to <1 nm EOT to satisfy future requirements for 50 and 70 nm technology nodes. The method can be readily implemented in a manufacturing scheme at a minimal cost, especially when the high k dielectric anneal step is performed in-situ with the silicon oxynitride deposition of the second gate dielectric layer.
In a second embodiment, a method is provided for forming three distinct devices on the same substrate. A high k dielectric layer is incorporated in a low power device, and silicon oxynitride or SiO2 layers are incorporated in high performance and I/O devices. While the drawings in FIGS. 2a-2g are intended to give a description of the second embodiment, the scope of the present invention is not limited by the drawings. For example, the FIGS. 2a-2g are not necessarily drawn to scale. In addition, the substrate is simplified in the drawings and a substructure containing other devices and sub-layers is not shown.
Referring to FIG. 2a , a structure 30 is shown which consists of a substrate 31 and shallow trench isolation regions 32 that separate device areas 33, 34 and 35. A low power device will be fabricated on device area 33 while a high performance device and an I/O device will be fabricated on device areas 34 and 35, respectively. The substrate 31 is preferably silicon but may be made of gallium arsenide, silicon-germanium, or silicon-on-insulator (SOI) substrates. Furthermore, the substrate 31 may contain dopants that are either n-type or p-type dopants. STI regions 32 contain an insulating material such as silicon dioxide and are formed by a conventional method that is not described to herein.
An interfacial layer 36 is deposited on substrate 31 to a thickness between about 0 and 15 Angstroms and consists of a material such as SiO2, SiON, or silicon nitride. The interfacial layer 36 is preferably formed by a rapid thermal process (RTP) in a temperature range of between 500° C. and 1000° C. although a plasma enhanced CVD or a low pressure CVD can also be used for the deposition. When the layer 36 is silicon oxynitride, the RTP preferably involves a silane or silicon containing source gas as well as NH3. Optionally, the RTP may include N2O, O2 or NO in combination with NH3, or N2 and O2 instead of NH3.
A high k dielectric stack 37 is then formed on the interfacial layer 36 by a CVD, MOCVD, or ALD process. The interfacial layer may not be required in some cases but generally an interfacial layer 36 is preferred in order to enable a smooth interface between the substrate 31 and the high k dielectric stack 37. A pre-gate cleaning step which is suitable for high-k deposition can be inserted before the high k dielectric stack 37 deposition. Such a cleaning step typically involves a hydrophilic or hydrophobic technique that is well known to those skilled in the art. The high k dielectric stack 37 may consist of a single layer or may be two or more layers comprising one or more materials selected from the group including Ta2O5, TiO2, Al2O3, ZrO2, HfO2, Y2O3, L2O3 and their aluminates and silicates. A preferred thickness of the high k dielectric stack 37 is from about 15 to 100 Angstroms.
Referring to FIG. 2b , a photoresist 38 is coated on the high k dielectric stack 37 and patterned such that regions of photoresist 38 are washed away by developer above device areas 34 and 35 and remain on device area 33. A wet etch or plasma etch as described is then performed to selectively remove layers 36 and 37 that have been exposed by the opening in photoresist 38. Some metal oxides such as HfO2 are very resistant to HF and wet etchants like H2SO4/H2O2 (SPM). Therefore, a plasma etch may be preferred for removal of the high k dielectric stack 37. If the high k dielectric material is a silicate of a metal oxide such as HfXSiYOZ, then a buffered HF etch may be preferred for removing high k dielectric stack 37. A wet etch involving a buffered HF solution is normally used to remove silicon oxynitride layer 36.
Referring to FIG. 2c , the photoresist 38 is stripped by an oxygen ashing method or by immersing the structure 30 in a liquid stripper. The structure 30 is then typically cleaned by immersing sequentially in NH4OH/H2O2 (SC-1) and HCl/H2O2 (SC-2) cleaning solutions that are part of the standard RCA cleaning process followed by DI water rinsing and drying.
An ultra thin dielectric layer 39 is then grown on device areas 34, 35 and during the process the high k dielectric stack 37 is annealed. When the dielectric layer 39 is silicon oxynitride, layer 39 preferably has an EOT<10 nm. Layer 39 also covers STI regions 32 that are exposed after removal of interfacial layer 36 and high k dielectric stack 37. The annealing is a rapid thermal process and is performed in a temperature range of about 500° C. to 1000° C. for about 10 to 500 seconds and may include O2, N2, NO, NH3, or any combination of the aforementioned gases. When only an oxygen ambient is employed, a dielectric layer 39 comprised of SiO2 is formed instead of SiON. The annealing improves the quality of the high k dielectric material and lowers the leakage current in the MOSFET that is formed from the dielectric stack 37.
For example, when the high k dielectric stack 37 is a layer of HfO2 that is deposited on a SiON interfacial layer that has been formed under conditions involving ammonia at 560° C., the top curve 60 in the plot depicted in FIG. 3 shows the leakage current associated with a particular applied voltage in a device fabricated from this stack. A significant improvement is noted when the HfO2 layer 37 is annealed in an O2 ambient at 600° C. for 60 seconds. The lower curve 61 in FIG. 3 indicates that the post-deposition anneal with O2 reduces the leakage current significantly, especially for a normal operating voltage of about 2 V.
When the high k dielectric stack 37 is comprised of ZrO2 and Al2O3 layers, then an anneal with NH3 is especially effective in reducing the leakage current as illustrated in FIG. 4 . The top curve 62 in the plot depicted in FIG. 4 shows the leakage current vs. voltage in a device fabricated from a high k dielectric stack with ZrO2/Al2O3 which has no interfacial layer 36. The middle curve 63 indicates a lower leakage current of ZrO2/Al2O3 grown on a rapid thermal oxidation (RTO) surface. The lower curve 64 in FIG. 4 shows the leakage current is further reduced after a post deposition anneal with NH3 at 700° C. Note that the EOT also decreases from 1.59 nm to 1.29 nm following the NH3 anneal.
Referring to FIG. 2d , a photoresist 40 is coated on the high k dielectric stack 37 and on dielectric layer 39 and is patterned such that regions of photoresist 40 are washed away by developer above device area 35 and remain on device areas 33 and 34. A wet etch or plasma etch is then performed to selectively remove layer 39 in device area 35 that has been exposed by the opening in photoresist 40 which results in a structure 30.
Referring to FIG. 2e , the photoresist 40 is stripped by an oxygen ashing method or by a liquid stripper and structure 30 is then cleaned as before with SC-1 and SC-2 solutions. Next a SiO2 layer 41 is formed by a rapid thermal oxidation method with a thickness between about 10 and 100 Angstroms that is consistent with a dielectric layer for an I/O device in device area 35. When dielectric layer is 39 is silicon oxynitride, layer 39 prevents any further oxidation of device area 34. If dielectric layer 39 is SiO2, the thickness of layer 39 in device area 34 increases slightly during the SiO2 growth in device area 35.
Referring to FIG. 2g , a MOSFET is fabricated in each of device areas 33, 34 and 35. A photoresist (not shown) is patterned and serves as an etch mask for etching the gate electrode pattern through layer 42 to form gate electrodes 42a in device areas 33, 34 and 35. Then gate dielectric stack 37, dielectric layers 39, 41, and interfacial layer 36 are etched in a self-aligned manner. Typically, an ion implant is performed to form lightly doped regions 43, 45 and 47 in substrate 31 adjacent to gate electrodes 42a. Conventional processing is followed to introduce nitride spacers 49 on the sides of the electrodes 42a and on the sidewalls of layers 36, 37. An ion implant is generally employed to form heavily doped source/drain (S/D) regions 44, 46, 48 in the substrate 31. Silicide regions 50 are formed on gate electrodes 42a and above heavily doped S/ D regions 44, 46, and 48. Contacts (not shown) can then be made to silicide regions 50 from an overlying conductive layer in subsequent processing. The result is that structure 30 comprises a MOSFET 33 that is a lower power device, a MOSFET 34 that is a high performance device, and a MOSFET 35 which is an I/O device.
The method is compatible with dual oxide dielectric thicknesses since dielectric layers 39 and 41 may both be SiO2 and have differing thicknesses. Those skilled in the art will recognize that the method can be expanded to include three or more gate dielectric layers with differing SiO2 thicknesses by repeating the steps depicted in FIGS. 2d and 2e for each additional gate dielectric layer.
An advantage of the second embodiment over prior art is that a device containing a high k dielectric layer which enables the low power device to meet future requirements of <1.8 nm EOT is formed on the same substrate with a high performance device having a gate dielectric EOT that is extendable to <1 nm for 50 nm and 70 nm technology nodes. Furthermore, an I/O device that provides greater SOC capability is also formed on the same substrate. Gate leakage current has been suppressed to an acceptable level in the low power device. The method can be readily implemented in a manufacturing scheme at a minimal cost, especially when the high k dielectric anneal step is performed in-situ with the deposition of the second gate dielectric layer.
While this invention has been particularly shown and described with reference to, the preferred embodiments thereof, it will be understood by those skilled in the art that various changes in form and details may be made without departing from the spirit and scope of this invention.
Claims (32)
1. A structure having a first device in a first area and a second device in a second area on a substrate, comprising:
an interfacial layer having a first thickness formed on said first area;
a high dielectric-constant (k) dielectric stack having a second thickness formed on overlying said interfacial layer and not overlying said second area;
a first gate electrode formed on said high k dielectric stack;
an ultra thin dielectric layer having a third thickness disposed on the second region area; and
a second gate electrode formed on said ultra thin dielectric layer.
2. The structure of claim 1 wherein the interfacial layer is comprised of silicon nitride, silicon oxide, or silicon oxynitride.
3. The structure of claim 1 wherein the high k dielectric stack is comprised of one or more of Ta2O5, TiO2, Al2O3, ZrO2, HfO2, Y2O3, L2O3, and their aluminates and silicates.
4. The structure of claim 1 wherein the second thickness is from about 15 to 100 angstroms.
5. The structure of claim 1 wherein the first and second gate electrodes are comprised of doped or undoped polysilicon.
6. The structure of claim 1 wherein the ultra thin dielectric layer is comprised of silicon oxide or silicon oxynitride with an effective oxide thickness of less than 10 angstrom.
7. The structure of claim 1 wherein the ultra thin dielectric layer is silicon oxynitride and the high k dielectric stack is comprised of ZrO2 and Al2O3.
8. The structure of claim 1 wherein the ultra thin dielectric layer is SiO2 and the high k dielectric stack is comprised of HfO2.
9. The structure of claim 1 further comprising a silicide layer formed on the gate electrode layer and on the semiconductor substrate about heavily doped source/drain regions.
10. A structure having a first device in a first area, a second device in a second area, and a third device in a third area on a semiconductor substrate, comprising:
an interfacial layer having a first thickness formed on said first area;
a high dielectric-constant (k) dielectric stack having a second thickness formed on said interfacial layer;
a first gate electrode formed on said high k dielectric stack;
an ultra thin dielectric layer having a third thickness formed on the second area;
a second gate electrode formed on said ultra thin dielectric layer;
a second gate dielectric layer having a fourth thickness formed on said third area; and
a third gate electrode formed on said second dielectric layer.
11. The structure of claim 10 wherein the interfacial layer is comprised of silicon nitride, silicon oxide, or silicon oxynitride with a thickness up to about 30 angstrom.
12. The structure of claim 10 wherein the high k dielectric stack is comprised of one or more of Ta2O5, TiO2, Al2O3, ZrO2, HfO2, Y2O3, L2O3, and their aluminates and silicates.
13. The structure of claim 10 wherein the second thickness is from about 15 to 100 angstroms.
14. The structure of claim 10 wherein said first, second, and third gate electrodes are comprised of doped or undoped polysilicon.
15. The structure of claim 10 wherein the ultra thin dielectric layer is comprised of silicon oxide or silicon oxynitride with an effective oxide thickness of less than 10 angstrom.
16. The structure of claim 10 wherein the second dielectric layer is SiO2 with a thickness from about 10 to 100 angstrom.
17. The structure of claim 10 wherein the ultra thin dielectric layer is silicon oxynitride and the high k dielectric stack is comprised of ZrO2 and Al2O3.
18. The structure of claim 10 wherein the ultra thin dielectric layer is SiO2 and the high k dielectric stack is comprised of HfO2.
19. The structure of claim 10 further comprising a silicide layer formed on said substrate above heavily doped source/drain regions and on said first, second, and third gate electrodes.
20. The structure of claim 1 wherein the first device comprises a low power device and the second device comprises a high performance device.
21. The structure of claim 1 wherein the first thickness is up to about 30 angstrom.
22. The structure of claim 10 wherein the first device comprises a low power device, the second device comprises a high performance device, and the third device comprises an input/output device.
23. A structure that includes a MOSFET which is a low power device formed on a first device area and an adjacent MOSFET which is a high performance device formed on a second device area on a substrate, comprising:
a substrate having shallow trench isolation (STI) regions that separate a first device area from a second device area, said first and second device areas include lightly doped and heavily doped source/drain regions;
an interfacial layer having a first thickness formed on said first device area;
a high k dielectric stack having a second thickness formed on said interfacial layer;
a first gate electrode with a spacer on each of its two sides formed on said high k dielectric stack;
an ultra thin dielectric layer having a third thickness disposed on the second region device area; and
a second gate electrode with a spacer on each of its two sides formed on said ultra thin dielectric layer.
24. A structure having a first device in a first area and a second device in a second area on a substrate, the structure comprising:
a high dielectric-constant (k) dielectric stack having a first thickness overlying the first area and not overlying the second area;
a first gate electrode formed over and physically contacting said high k dielectric stack;
an ultra thin dielectric layer having a second thickness disposed overlying the second area; and
a second gate electrode formed over and physically contacting said ultra thin dielectric layer, the first gate electrode is a same material as the second gate electrode.
25. The structure of claim 24 wherein the high k dielectric stack is comprised of one or more of Ta2O5, TiO2, Al2O3, ZrO2, HfO2, Y2O3, L2O3, and their aluminates and silicates.
26. The structure of claim 24 wherein the first thickness is from about 15 to 100 angstroms.
27. The structure of claim 24 wherein the ultra thin dielectric layer is comprised of silicon oxide or silicon oxynitride with an effective oxide thickness of less than about 10 angstroms.
28. The structure of claim 24 wherein the ultra thin dielectric layer is comprised of silicon oxide.
29. The structure of claim 24 wherein the ultra thin dielectric layer is comprised of silicon oxynitride.
30. The structure of claim 24 further comprising an interfacial layer formed overlying the first area.
31. The structure of claim 30 wherein the interfacial layer is comprised of silicon nitride, silicon oxide, or silicon oxynitride.
32. A structure having a first device in a first area and a second device in a second area on a substrate, the structure comprising:
a high dielectric-constant (k) dielectric stack having a first thickness overlying the first area and not overlying the second area, the high k dielectric stack comprising a metal oxide;
a first gate electrode formed overlying said high k dielectric stack;
an ultra thin silicon oxynitride or dioxide layer having a second thickness disposed overlying the second area; and
a second gate electrode formed overlying said ultra thin silicon oxynitride or dioxide layer.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/518,593 USRE43673E1 (en) | 2002-10-29 | 2006-09-08 | Dual gate dielectric scheme: SiON for high performance devices and high K for low power devices |
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/282,387 US6706581B1 (en) | 2002-10-29 | 2002-10-29 | Dual gate dielectric scheme: SiON for high performance devices and high k for low power devices |
US10/679,768 US6890811B2 (en) | 2002-10-29 | 2003-10-06 | Dual gate dielectric scheme: SiON for high performance devices and high k for low power devices |
US11/518,593 USRE43673E1 (en) | 2002-10-29 | 2006-09-08 | Dual gate dielectric scheme: SiON for high performance devices and high K for low power devices |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/679,768 Reissue US6890811B2 (en) | 2002-10-29 | 2003-10-06 | Dual gate dielectric scheme: SiON for high performance devices and high k for low power devices |
Publications (1)
Publication Number | Publication Date |
---|---|
USRE43673E1 true USRE43673E1 (en) | 2012-09-18 |
Family
ID=31946547
Family Applications (3)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/282,387 Expired - Fee Related US6706581B1 (en) | 2002-10-29 | 2002-10-29 | Dual gate dielectric scheme: SiON for high performance devices and high k for low power devices |
US10/679,768 Ceased US6890811B2 (en) | 2002-10-29 | 2003-10-06 | Dual gate dielectric scheme: SiON for high performance devices and high k for low power devices |
US11/518,593 Expired - Lifetime USRE43673E1 (en) | 2002-10-29 | 2006-09-08 | Dual gate dielectric scheme: SiON for high performance devices and high K for low power devices |
Family Applications Before (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/282,387 Expired - Fee Related US6706581B1 (en) | 2002-10-29 | 2002-10-29 | Dual gate dielectric scheme: SiON for high performance devices and high k for low power devices |
US10/679,768 Ceased US6890811B2 (en) | 2002-10-29 | 2003-10-06 | Dual gate dielectric scheme: SiON for high performance devices and high k for low power devices |
Country Status (1)
Country | Link |
---|---|
US (3) | US6706581B1 (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9373501B2 (en) | 2013-04-16 | 2016-06-21 | International Business Machines Corporation | Hydroxyl group termination for nucleation of a dielectric metallic oxide |
Families Citing this family (102)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
GB9915589D0 (en) | 1999-07-02 | 1999-09-01 | Smithkline Beecham Plc | Novel compounds |
US7494927B2 (en) * | 2000-05-15 | 2009-02-24 | Asm International N.V. | Method of growing electrical conductors |
US7660429B2 (en) * | 2000-06-14 | 2010-02-09 | Hewlett-Packard Development Company, L.P. | Error diffusion halftone watermarking |
US6740944B1 (en) * | 2001-07-05 | 2004-05-25 | Altera Corporation | Dual-oxide transistors for the improvement of reliability and off-state leakage |
US6906398B2 (en) * | 2003-01-02 | 2005-06-14 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor chip with gate dielectrics for high-performance and low-leakage applications |
US7422961B2 (en) * | 2003-03-14 | 2008-09-09 | Advanced Micro Devices, Inc. | Method of forming isolation regions for integrated circuits |
US7238588B2 (en) * | 2003-01-14 | 2007-07-03 | Advanced Micro Devices, Inc. | Silicon buffered shallow trench isolation |
US7648886B2 (en) * | 2003-01-14 | 2010-01-19 | Globalfoundries Inc. | Shallow trench isolation process |
US6962857B1 (en) * | 2003-02-05 | 2005-11-08 | Advanced Micro Devices, Inc. | Shallow trench isolation process using oxide deposition and anneal |
WO2004066376A1 (en) * | 2003-01-17 | 2004-08-05 | Fujitsu Limited | Dielectric film forming method |
US6852645B2 (en) * | 2003-02-13 | 2005-02-08 | Texas Instruments Incorporated | High temperature interface layer growth for high-k gate dielectric |
US20040164373A1 (en) * | 2003-02-25 | 2004-08-26 | Koester Steven John | Shallow trench isolation structure for strained Si on SiGe |
JP4485754B2 (en) * | 2003-04-08 | 2010-06-23 | パナソニック株式会社 | Manufacturing method of semiconductor device |
US7456476B2 (en) | 2003-06-27 | 2008-11-25 | Intel Corporation | Nonplanar semiconductor device with partially or fully wrapped around gate electrode and methods of fabrication |
US6909151B2 (en) | 2003-06-27 | 2005-06-21 | Intel Corporation | Nonplanar device with stress incorporation layer and method of fabrication |
JP3790237B2 (en) * | 2003-08-26 | 2006-06-28 | 株式会社東芝 | Manufacturing method of semiconductor device |
JP2005085822A (en) * | 2003-09-04 | 2005-03-31 | Toshiba Corp | Semiconductor device |
JP3887364B2 (en) * | 2003-09-19 | 2007-02-28 | 株式会社東芝 | Manufacturing method of semiconductor device |
US7078300B2 (en) * | 2003-09-27 | 2006-07-18 | International Business Machines Corporation | Thin germanium oxynitride gate dielectric for germanium-based devices |
TWI258811B (en) * | 2003-11-12 | 2006-07-21 | Samsung Electronics Co Ltd | Semiconductor devices having different gate dielectrics and methods for manufacturing the same |
KR100618815B1 (en) * | 2003-11-12 | 2006-08-31 | 삼성전자주식회사 | Semiconductor device having different gate dielectric layers and method for manufacturing the same |
US20070023842A1 (en) * | 2003-11-12 | 2007-02-01 | Hyung-Suk Jung | Semiconductor devices having different gate dielectric layers and methods of manufacturing the same |
US7026203B2 (en) * | 2003-12-31 | 2006-04-11 | Dongbuanam Semiconductor Inc. | Method for forming dual gate electrodes using damascene gate process |
JP4187252B2 (en) * | 2004-01-06 | 2008-11-26 | 富士通マイクロエレクトロニクス株式会社 | Manufacturing method of semiconductor device |
US7462549B2 (en) * | 2004-01-12 | 2008-12-09 | Advanced Micro Devices, Inc. | Shallow trench isolation process and structure with minimized strained silicon consumption |
US7115947B2 (en) * | 2004-03-18 | 2006-10-03 | International Business Machines Corporation | Multiple dielectric finfet structure and method |
US7154118B2 (en) | 2004-03-31 | 2006-12-26 | Intel Corporation | Bulk non-planar transistor having strained enhanced mobility and methods of fabrication |
US20060052947A1 (en) * | 2004-05-17 | 2006-03-09 | Evelyn Hu | Biofabrication of transistors including field effect transistors |
US7229893B2 (en) * | 2004-06-23 | 2007-06-12 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method and apparatus for a semiconductor device with a high-k gate dielectric |
US7042009B2 (en) | 2004-06-30 | 2006-05-09 | Intel Corporation | High mobility tri-gate devices and methods of fabrication |
US7323423B2 (en) * | 2004-06-30 | 2008-01-29 | Intel Corporation | Forming high-k dielectric layers on smooth substrates |
US7279756B2 (en) * | 2004-07-21 | 2007-10-09 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor device with high-k gate dielectric and quasi-metal gate, and method of forming thereof |
US7087476B2 (en) * | 2004-07-28 | 2006-08-08 | Intel Corporation | Using different gate dielectrics with NMOS and PMOS transistors of a complementary metal oxide semiconductor integrated circuit |
US7348284B2 (en) | 2004-08-10 | 2008-03-25 | Intel Corporation | Non-planar pMOS structure with a strained channel region and an integrated strained CMOS flow |
US7507629B2 (en) * | 2004-09-10 | 2009-03-24 | Gerald Lucovsky | Semiconductor devices having an interfacial dielectric layer and related methods |
US7422946B2 (en) | 2004-09-29 | 2008-09-09 | Intel Corporation | Independently accessed double-gate and tri-gate transistors in same process flow |
US7332439B2 (en) * | 2004-09-29 | 2008-02-19 | Intel Corporation | Metal gate transistors with epitaxial source and drain regions |
US7361958B2 (en) * | 2004-09-30 | 2008-04-22 | Intel Corporation | Nonplanar transistors with metal gate electrodes |
US7384880B2 (en) * | 2004-10-12 | 2008-06-10 | Intel Corporation | Method for making a semiconductor device having a high-k gate dielectric |
US20060086977A1 (en) | 2004-10-25 | 2006-04-27 | Uday Shah | Nonplanar device with thinned lower body portion and method of fabrication |
US7355235B2 (en) | 2004-12-22 | 2008-04-08 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor device and method for high-k gate dielectrics |
US7332407B2 (en) * | 2004-12-23 | 2008-02-19 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method and apparatus for a semiconductor device with a high-k gate dielectric |
US7518196B2 (en) | 2005-02-23 | 2009-04-14 | Intel Corporation | Field effect transistor with narrow bandgap source and drain regions and method of fabrication |
JP2006245167A (en) * | 2005-03-02 | 2006-09-14 | Toshiba Corp | Semiconductor device and manufacturing method thereof |
US20060202266A1 (en) | 2005-03-14 | 2006-09-14 | Marko Radosavljevic | Field effect transistor with metal source/drain regions |
US8025922B2 (en) | 2005-03-15 | 2011-09-27 | Asm International N.V. | Enhanced deposition of noble metals |
US7666773B2 (en) | 2005-03-15 | 2010-02-23 | Asm International N.V. | Selective deposition of noble metal thin films |
US7160781B2 (en) * | 2005-03-21 | 2007-01-09 | Infineon Technologies Ag | Transistor device and methods of manufacture thereof |
US7858481B2 (en) | 2005-06-15 | 2010-12-28 | Intel Corporation | Method for fabricating transistor with thinned channel |
US7547637B2 (en) | 2005-06-21 | 2009-06-16 | Intel Corporation | Methods for patterning a semiconductor film |
US7279375B2 (en) | 2005-06-30 | 2007-10-09 | Intel Corporation | Block contact architectures for nanoscale channel transistors |
US7202535B2 (en) * | 2005-07-14 | 2007-04-10 | Infineon Technologies Ag | Manufacturing method for an integrated semiconductor structure and corresponding integrated semiconductor structure |
US20070014919A1 (en) * | 2005-07-15 | 2007-01-18 | Jani Hamalainen | Atomic layer deposition of noble metal oxides |
US7402875B2 (en) | 2005-08-17 | 2008-07-22 | Intel Corporation | Lateral undercut of metal gate in SOI device |
US20070048962A1 (en) * | 2005-08-26 | 2007-03-01 | Texas Instruments Incorporated | TaN integrated circuit (IC) capacitor formation |
US20070090416A1 (en) | 2005-09-28 | 2007-04-26 | Doyle Brian S | CMOS devices with a single work function gate electrode and method of fabrication |
US7479421B2 (en) * | 2005-09-28 | 2009-01-20 | Intel Corporation | Process for integrating planar and non-planar CMOS transistors on a bulk substrate and article made thereby |
US7485503B2 (en) | 2005-11-30 | 2009-02-03 | Intel Corporation | Dielectric interface for group III-V semiconductor device |
US7824990B2 (en) * | 2005-12-05 | 2010-11-02 | Taiwan Semiconductor Manufacturing Company, Ltd. | Multi-metal-oxide high-K gate dielectrics |
US20070152266A1 (en) * | 2005-12-29 | 2007-07-05 | Intel Corporation | Method and structure for reducing the external resistance of a three-dimensional transistor through use of epitaxial layers |
KR100762239B1 (en) * | 2006-05-03 | 2007-10-01 | 주식회사 하이닉스반도체 | Pmos transistor of semiconductor device, semiconductor device comprising the same and its manufacturing method |
KR100729366B1 (en) * | 2006-05-19 | 2007-06-15 | 삼성전자주식회사 | Semiconductor device and method for forming the same |
US8143646B2 (en) | 2006-08-02 | 2012-03-27 | Intel Corporation | Stacking fault and twin blocking barrier for integrating III-V on Si |
CN101123252B (en) * | 2006-08-10 | 2011-03-16 | 松下电器产业株式会社 | Semiconductor device and manufacturing method thereof |
US7435484B2 (en) * | 2006-09-01 | 2008-10-14 | Asm Japan K.K. | Ruthenium thin film-formed structure |
US8350182B2 (en) * | 2006-09-11 | 2013-01-08 | Hypertherm, Inc. | Portable autonomous material processing system |
US7713854B2 (en) * | 2006-10-20 | 2010-05-11 | Taiwan Semiconductor Manufacturing Co., Ltd. | Gate dielectric layers and methods of fabricating gate dielectric layers |
US20080124484A1 (en) * | 2006-11-08 | 2008-05-29 | Asm Japan K.K. | Method of forming ru film and metal wiring structure |
US20080157225A1 (en) * | 2006-12-29 | 2008-07-03 | Suman Datta | SRAM and logic transistors with variable height multi-gate transistor architecture |
US7518145B2 (en) * | 2007-01-25 | 2009-04-14 | International Business Machines Corporation | Integrated multiple gate dielectric composition and thickness semiconductor chip and method of manufacturing the same |
US7529117B2 (en) * | 2007-03-07 | 2009-05-05 | Taiwan Semiconductor Manufacturing Company, Ltd. | Design solutions for integrated circuits with triple gate oxides |
US8334220B2 (en) * | 2007-03-21 | 2012-12-18 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method of selectively forming a silicon nitride layer |
US20090087339A1 (en) * | 2007-09-28 | 2009-04-02 | Asm Japan K.K. | METHOD FOR FORMING RUTHENIUM COMPLEX FILM USING Beta-DIKETONE-COORDINATED RUTHENIUM PRECURSOR |
ES2489615T3 (en) * | 2007-12-11 | 2014-09-02 | Apoteknos Para La Piel, S.L. | Use of a compound derived from p-hydroxyphenyl propionic acid for the treatment of psoriasis |
US7655564B2 (en) * | 2007-12-12 | 2010-02-02 | Asm Japan, K.K. | Method for forming Ta-Ru liner layer for Cu wiring |
KR20090067505A (en) * | 2007-12-21 | 2009-06-25 | 에이에스엠지니텍코리아 주식회사 | Method of depositing ruthenium film |
US7799674B2 (en) * | 2008-02-19 | 2010-09-21 | Asm Japan K.K. | Ruthenium alloy film for copper interconnects |
US8362566B2 (en) | 2008-06-23 | 2013-01-29 | Intel Corporation | Stress in trigate devices using complimentary gate fill materials |
US8084104B2 (en) * | 2008-08-29 | 2011-12-27 | Asm Japan K.K. | Atomic composition controlled ruthenium alloy film formed by plasma-enhanced atomic layer deposition |
US8133555B2 (en) | 2008-10-14 | 2012-03-13 | Asm Japan K.K. | Method for forming metal film by ALD using beta-diketone metal complex |
US9379011B2 (en) | 2008-12-19 | 2016-06-28 | Asm International N.V. | Methods for depositing nickel films and for making nickel silicide and nickel germanide |
US8629506B2 (en) * | 2009-03-19 | 2014-01-14 | International Business Machines Corporation | Replacement gate CMOS |
US20110020546A1 (en) * | 2009-05-15 | 2011-01-27 | Asm International N.V. | Low Temperature ALD of Noble Metals |
US8329569B2 (en) * | 2009-07-31 | 2012-12-11 | Asm America, Inc. | Deposition of ruthenium or ruthenium dioxide |
KR20120107762A (en) | 2011-03-22 | 2012-10-04 | 삼성전자주식회사 | Methods of fabricating semiconductor devices |
US8871617B2 (en) | 2011-04-22 | 2014-10-28 | Asm Ip Holding B.V. | Deposition and reduction of mixed metal oxide thin films |
US20120280288A1 (en) | 2011-05-04 | 2012-11-08 | International Business Machines Corporation | Inversion thickness reduction in high-k gate stacks formed by replacement gate processes |
US8673758B2 (en) * | 2011-06-16 | 2014-03-18 | United Microelectronics Corp. | Structure of metal gate and fabrication method thereof |
US8836037B2 (en) * | 2012-08-13 | 2014-09-16 | International Business Machines Corporation | Structure and method to form input/output devices |
CN104051247B (en) * | 2013-03-13 | 2016-12-28 | 中芯国际集成电路制造(上海)有限公司 | The removal technique of TiN surface interface layer in a kind of high-K metal gate technique |
WO2016018288A1 (en) | 2014-07-30 | 2016-02-04 | Hewlett-Packard Development Company, L.P. | Hybrid multilayer device |
WO2016018285A1 (en) | 2014-07-30 | 2016-02-04 | Hewlett-Packard Development Company, L.P. | Optical waveguide resonators |
US10658177B2 (en) | 2015-09-03 | 2020-05-19 | Hewlett Packard Enterprise Development Lp | Defect-free heterogeneous substrates |
US9607842B1 (en) | 2015-10-02 | 2017-03-28 | Asm Ip Holding B.V. | Methods of forming metal silicides |
WO2017123245A1 (en) | 2016-01-15 | 2017-07-20 | Hewlett Packard Enterprise Development Lp | Multilayer device |
US11088244B2 (en) | 2016-03-30 | 2021-08-10 | Hewlett Packard Enterprise Development Lp | Devices having substrates with selective airgap regions |
US10079471B2 (en) | 2016-07-08 | 2018-09-18 | Hewlett Packard Enterprise Development Lp | Bonding interface layer |
US10193634B2 (en) | 2016-09-19 | 2019-01-29 | Hewlett Packard Enterprise Development Lp | Optical driver circuits |
CN110168387B (en) * | 2016-12-14 | 2021-06-18 | 日立汽车系统株式会社 | Load driving device |
US10629749B2 (en) | 2017-11-30 | 2020-04-21 | Taiwan Semiconductor Manufacturing Co., Ltd. | Method of treating interfacial layer on silicon germanium |
US10381801B1 (en) | 2018-04-26 | 2019-08-13 | Hewlett Packard Enterprise Development Lp | Device including structure over airgap |
CN112701034B (en) * | 2020-12-25 | 2024-04-26 | 上海华力集成电路制造有限公司 | Method for manufacturing grid electrode |
Citations (25)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5960289A (en) | 1998-06-22 | 1999-09-28 | Motorola, Inc. | Method for making a dual-thickness gate oxide layer using a nitride/oxide composite region |
US6048769A (en) * | 1997-02-28 | 2000-04-11 | Intel Corporation | CMOS integrated circuit having PMOS and NMOS devices with different gate dielectric layers |
US6087236A (en) * | 1998-11-24 | 2000-07-11 | Intel Corporation | Integrated circuit with multiple gate dielectric structures |
US6144063A (en) * | 1998-03-25 | 2000-11-07 | Advanced Micro Devices, Inc. | Ultra-thin oxide for semiconductors |
US6159782A (en) | 1999-08-05 | 2000-12-12 | Advanced Micro Devices, Inc. | Fabrication of field effect transistors having dual gates with gate dielectrics of high dielectric constant |
US6211034B1 (en) * | 1997-04-14 | 2001-04-03 | Texas Instruments Incorporated | Metal patterning with adhesive hardmask layer |
US6248675B1 (en) | 1999-08-05 | 2001-06-19 | Advanced Micro Devices, Inc. | Fabrication of field effect transistors having dual gates with gate dielectrics of high dielectric constant using lowered temperatures |
US6265325B1 (en) | 1999-04-26 | 2001-07-24 | Agilent Technologies, Inc. | Method for fabricating dual gate dielectric layers |
US6309936B1 (en) * | 1998-09-30 | 2001-10-30 | Advanced Micro Devices, Inc. | Integrated formation of LDD and non-LDD semiconductor devices |
US6362059B2 (en) * | 2000-06-09 | 2002-03-26 | Nec Corporation | Production of a semiconductor device having a P-well |
US6406956B1 (en) * | 2001-04-30 | 2002-06-18 | Taiwan Semiconductor Manufacturing Company | Poly resistor structure for damascene metal gate |
US6420742B1 (en) * | 2000-06-16 | 2002-07-16 | Micron Technology, Inc. | Ferroelectric memory transistor with high-k gate insulator and method of fabrication |
US6436749B1 (en) * | 2000-09-08 | 2002-08-20 | International Business Machines Corporation | Method for forming mixed high voltage (HV/LV) transistors for CMOS devices using controlled gate depletion |
US6455330B1 (en) * | 2002-01-28 | 2002-09-24 | Taiwan Semiconductor Manufacturing Company | Methods to create high-k dielectric gate electrodes with backside cleaning |
US6468851B1 (en) * | 2002-01-02 | 2002-10-22 | Chartered Semiconductor Manufacturing Ltd. | Method of fabricating CMOS device with dual gate electrode |
US6482726B1 (en) * | 2000-10-17 | 2002-11-19 | Advanced Micro Devices, Inc. | Control trimming of hard mask for sub-100 nanometer transistor gate |
US6495422B1 (en) * | 2001-11-09 | 2002-12-17 | Taiwan Semiconductor Manfacturing Company | Methods of forming high-k gate dielectrics and I/O gate oxides for advanced logic application |
US6524910B1 (en) * | 2000-09-27 | 2003-02-25 | Chartered Semiconductor Manufacturing Ltd. | Method of forming dual thickness gate dielectric structures via use of silicon nitride layers |
US6528858B1 (en) * | 2002-01-11 | 2003-03-04 | Advanced Micro Devices, Inc. | MOSFETs with differing gate dielectrics and method of formation |
US6638877B2 (en) * | 2000-11-03 | 2003-10-28 | Texas Instruments Incorporated | Ultra-thin SiO2using N2O as the oxidant |
US6713353B1 (en) * | 1999-04-26 | 2004-03-30 | Hitachi, Ltd. | Method of manufacturing a semiconductor integrated circuit device |
US6727130B2 (en) * | 2001-04-11 | 2004-04-27 | Samsung Electronics Co., Ltd. | Method of forming a CMOS type semiconductor device having dual gates |
US6730566B2 (en) * | 2002-10-04 | 2004-05-04 | Texas Instruments Incorporated | Method for non-thermally nitrided gate formation for high voltage devices |
US6759302B1 (en) * | 2002-07-30 | 2004-07-06 | Taiwan Semiconductor Manufacturing Company | Method of generating multiple oxides by plasma nitridation on oxide |
US20060091469A1 (en) * | 2002-08-23 | 2006-05-04 | Tuo-Hung Ho | Dual-gate structure and method of fabricating integrated circuits having dual-gate structures |
Family Cites Families (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
TW426941B (en) | 1999-08-13 | 2001-03-21 | United Microelectronics Corp | Manufacturing method of dual-gate dielectric layer |
-
2002
- 2002-10-29 US US10/282,387 patent/US6706581B1/en not_active Expired - Fee Related
-
2003
- 2003-10-06 US US10/679,768 patent/US6890811B2/en not_active Ceased
-
2006
- 2006-09-08 US US11/518,593 patent/USRE43673E1/en not_active Expired - Lifetime
Patent Citations (26)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6048769A (en) * | 1997-02-28 | 2000-04-11 | Intel Corporation | CMOS integrated circuit having PMOS and NMOS devices with different gate dielectric layers |
US6211034B1 (en) * | 1997-04-14 | 2001-04-03 | Texas Instruments Incorporated | Metal patterning with adhesive hardmask layer |
US6144063A (en) * | 1998-03-25 | 2000-11-07 | Advanced Micro Devices, Inc. | Ultra-thin oxide for semiconductors |
US5960289A (en) | 1998-06-22 | 1999-09-28 | Motorola, Inc. | Method for making a dual-thickness gate oxide layer using a nitride/oxide composite region |
US6309936B1 (en) * | 1998-09-30 | 2001-10-30 | Advanced Micro Devices, Inc. | Integrated formation of LDD and non-LDD semiconductor devices |
US6087236A (en) * | 1998-11-24 | 2000-07-11 | Intel Corporation | Integrated circuit with multiple gate dielectric structures |
US6597046B1 (en) * | 1998-11-24 | 2003-07-22 | Intel Corporation | Integrated circuit with multiple gate dielectric structures |
US6713353B1 (en) * | 1999-04-26 | 2004-03-30 | Hitachi, Ltd. | Method of manufacturing a semiconductor integrated circuit device |
US6265325B1 (en) | 1999-04-26 | 2001-07-24 | Agilent Technologies, Inc. | Method for fabricating dual gate dielectric layers |
US6248675B1 (en) | 1999-08-05 | 2001-06-19 | Advanced Micro Devices, Inc. | Fabrication of field effect transistors having dual gates with gate dielectrics of high dielectric constant using lowered temperatures |
US6159782A (en) | 1999-08-05 | 2000-12-12 | Advanced Micro Devices, Inc. | Fabrication of field effect transistors having dual gates with gate dielectrics of high dielectric constant |
US6362059B2 (en) * | 2000-06-09 | 2002-03-26 | Nec Corporation | Production of a semiconductor device having a P-well |
US6420742B1 (en) * | 2000-06-16 | 2002-07-16 | Micron Technology, Inc. | Ferroelectric memory transistor with high-k gate insulator and method of fabrication |
US6436749B1 (en) * | 2000-09-08 | 2002-08-20 | International Business Machines Corporation | Method for forming mixed high voltage (HV/LV) transistors for CMOS devices using controlled gate depletion |
US6524910B1 (en) * | 2000-09-27 | 2003-02-25 | Chartered Semiconductor Manufacturing Ltd. | Method of forming dual thickness gate dielectric structures via use of silicon nitride layers |
US6482726B1 (en) * | 2000-10-17 | 2002-11-19 | Advanced Micro Devices, Inc. | Control trimming of hard mask for sub-100 nanometer transistor gate |
US6638877B2 (en) * | 2000-11-03 | 2003-10-28 | Texas Instruments Incorporated | Ultra-thin SiO2using N2O as the oxidant |
US6727130B2 (en) * | 2001-04-11 | 2004-04-27 | Samsung Electronics Co., Ltd. | Method of forming a CMOS type semiconductor device having dual gates |
US6406956B1 (en) * | 2001-04-30 | 2002-06-18 | Taiwan Semiconductor Manufacturing Company | Poly resistor structure for damascene metal gate |
US6495422B1 (en) * | 2001-11-09 | 2002-12-17 | Taiwan Semiconductor Manfacturing Company | Methods of forming high-k gate dielectrics and I/O gate oxides for advanced logic application |
US6468851B1 (en) * | 2002-01-02 | 2002-10-22 | Chartered Semiconductor Manufacturing Ltd. | Method of fabricating CMOS device with dual gate electrode |
US6528858B1 (en) * | 2002-01-11 | 2003-03-04 | Advanced Micro Devices, Inc. | MOSFETs with differing gate dielectrics and method of formation |
US6455330B1 (en) * | 2002-01-28 | 2002-09-24 | Taiwan Semiconductor Manufacturing Company | Methods to create high-k dielectric gate electrodes with backside cleaning |
US6759302B1 (en) * | 2002-07-30 | 2004-07-06 | Taiwan Semiconductor Manufacturing Company | Method of generating multiple oxides by plasma nitridation on oxide |
US20060091469A1 (en) * | 2002-08-23 | 2006-05-04 | Tuo-Hung Ho | Dual-gate structure and method of fabricating integrated circuits having dual-gate structures |
US6730566B2 (en) * | 2002-10-04 | 2004-05-04 | Texas Instruments Incorporated | Method for non-thermally nitrided gate formation for high voltage devices |
Non-Patent Citations (1)
Title |
---|
Article "Outlook on New Transistor Materials," by L. Peters in Semiconductor International, Oct. 1, 2001 edition. |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9373501B2 (en) | 2013-04-16 | 2016-06-21 | International Business Machines Corporation | Hydroxyl group termination for nucleation of a dielectric metallic oxide |
US9831084B2 (en) | 2013-04-16 | 2017-11-28 | International Business Machines Corporation | Hydroxyl group termination for nucleation of a dielectric metallic oxide |
Also Published As
Publication number | Publication date |
---|---|
US6706581B1 (en) | 2004-03-16 |
US20040082125A1 (en) | 2004-04-29 |
US6890811B2 (en) | 2005-05-10 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
USRE43673E1 (en) | Dual gate dielectric scheme: SiON for high performance devices and high K for low power devices | |
US7220630B2 (en) | Method for selectively forming strained etch stop layers to improve FET charge carrier mobility | |
US6991979B2 (en) | Method for avoiding oxide undercut during pre-silicide clean for thin spacer FETs | |
US7947591B2 (en) | Semiconductor devices with dual-metal gate structures and fabrication methods thereof | |
US7479423B2 (en) | Semiconductor device and manufacturing method of semiconductor device | |
US7635620B2 (en) | Semiconductor device structure having enhanced performance FET device | |
US7456066B2 (en) | Variable width offset spacers for mixed signal and system on chip devices | |
US7118974B2 (en) | Method of generating multiple oxides by plasma nitridation on oxide | |
US7195969B2 (en) | Strained channel CMOS device with fully silicided gate electrode | |
US6133093A (en) | Method for forming an integrated circuit | |
US20070082445A1 (en) | Metal-gate cmos device and fabrication method of making same | |
US6975014B1 (en) | Method for making an ultra thin FDSOI device with improved short-channel performance | |
US20060157750A1 (en) | Semiconductor device having etch-resistant L-shaped spacer and fabrication method thereof | |
US20070187774A1 (en) | Manufacturing method for an integrated semiconductor structure and corresponding integrated semiconductor structure | |
US7160771B2 (en) | Forming gate oxides having multiple thicknesses | |
US6548362B1 (en) | Method of forming MOSFET with buried contact and air-gap gate structure | |
US7776695B2 (en) | Semiconductor device structure having low and high performance devices of same conductive type on same substrate | |
US11037833B2 (en) | Fabrication method of semiconductor device with spacer trimming process | |
US20180158835A1 (en) | Logic and flash field-effect transistors | |
US20090057755A1 (en) | Spacer undercut filler, method of manufacture thereof and articles comprising the same | |
US6794721B2 (en) | Integration system via metal oxide conversion | |
US6838334B1 (en) | Method of fabricating a buried collar | |
US6703282B1 (en) | Method of reducing NMOS device current degradation via formation of an HTO layer as an underlying component of a nitride-oxide sidewall spacer | |
JPH0897414A (en) | Semiconductor device | |
JP2001093860A (en) | Semiconductor device and manufacturing method thereof |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
REMI | Maintenance fee reminder mailed | ||
FPAY | Fee payment |
Year of fee payment: 8 |
|
SULP | Surcharge for late payment |
Year of fee payment: 7 |
|
FPAY | Fee payment |
Year of fee payment: 12 |