USRE43412E1 - LED with self aligned bond pad - Google Patents

LED with self aligned bond pad Download PDF

Info

Publication number
USRE43412E1
USRE43412E1 US12/899,228 US89922810A USRE43412E US RE43412 E1 USRE43412 E1 US RE43412E1 US 89922810 A US89922810 A US 89922810A US RE43412 E USRE43412 E US RE43412E
Authority
US
United States
Prior art keywords
epitaxial layer
substrate
ohmic contact
layer
diode according
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active, expires
Application number
US12/899,228
Inventor
David Beardsley Slater, Jr.
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
CreeLED Inc
Original Assignee
Cree Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Cree Inc filed Critical Cree Inc
Priority to US12/899,228 priority Critical patent/USRE43412E1/en
Application granted granted Critical
Publication of USRE43412E1 publication Critical patent/USRE43412E1/en
Assigned to CREE, INC. reassignment CREE, INC. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: SLATER, DAVID B., JR.
Assigned to CREE LED, INC. reassignment CREE LED, INC. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: CREE, INC.
Assigned to CITIZENS BANK, N.A. reassignment CITIZENS BANK, N.A. SECURITY INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: CREELED, INC., SMART EMBEDDED COMPUTING, INC., SMART High Reliability Solutions, LLC, SMART MODULAR TECHNOLOGIES, INC.
Active legal-status Critical Current
Adjusted expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L33/00—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L33/36—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the electrodes
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02—Bonding areas ; Manufacturing methods related thereto
    • H01L24/03—Manufacturing methods
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02—Bonding areas ; Manufacturing methods related thereto
    • H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L24/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/0212—Auxiliary members for bonding areas, e.g. spacers
    • H01L2224/02122—Auxiliary members for bonding areas, e.g. spacers being formed on the semiconductor or solid-state body
    • H01L2224/02163—Auxiliary members for bonding areas, e.g. spacers being formed on the semiconductor or solid-state body on the bonding area
    • H01L2224/02165—Reinforcing structures
    • H01L2224/02166—Collar structures
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/04042—Bonding areas specifically adapted for wire connectors, e.g. wirebond pads
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/05599—Material
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/05599—Material
    • H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05638—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/05644—Gold [Au] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/05599—Material
    • H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05663—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
    • H01L2224/05666—Titanium [Ti] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/05599—Material
    • H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05663—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
    • H01L2224/05669—Platinum [Pt] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/484—Connecting portions
    • H01L2224/48463—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01005—Boron [B]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01006—Carbon [C]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01013—Aluminum [Al]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01014—Silicon [Si]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01022—Titanium [Ti]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01023—Vanadium [V]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/0103—Zinc [Zn]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01033—Arsenic [As]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01078—Platinum [Pt]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01079—Gold [Au]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/102—Material of the semiconductor or solid state bodies
    • H01L2924/1025—Semiconducting materials
    • H01L2924/1026—Compound semiconductors
    • H01L2924/1032—III-V
    • H01L2924/10329—Gallium arsenide [GaAs]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/102—Material of the semiconductor or solid state bodies
    • H01L2924/1025—Semiconducting materials
    • H01L2924/1026—Compound semiconductors
    • H01L2924/1032—III-V
    • H01L2924/10336—Aluminium gallium arsenide [AlGaAs]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/102—Material of the semiconductor or solid state bodies
    • H01L2924/1025—Semiconducting materials
    • H01L2924/1026—Compound semiconductors
    • H01L2924/1032—III-V
    • H01L2924/10349—Aluminium gallium indium phosphide [AlGaInP]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/12—Passive devices, e.g. 2 terminal devices
    • H01L2924/1204—Optical Diode
    • H01L2924/12041—LED
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L33/00—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L33/005—Processes

Definitions

  • the present invention relates to semiconductor devices, and more particularly to light emitting diodes having a bond pad on an ohmic contact.
  • Light emitting diodes are well known solid state electronic devices capable of generating light upon application of a sufficient voltage.
  • Light emitting diodes generally comprise a p-n junction formed in an epitaxial layer deposited on a substrate such as sapphire, silicon, silicon carbide, gallium arsenide and the like.
  • the wavelength distribution of the light generated by the LED depends on the material from which the p-n junction is fabricated and the structure of the thin epitaxial layers that comprise the active region of the device.
  • an LED includes an n-type substrate, an n-type epitaxial region formed on the substrate and a p-type epitaxial region formed on the n-type epitaxial region.
  • an anode ohmic contact is formed on a p-type region of the device (typically, an exposed p-type epitaxial layer) and a cathode ohmic contact must be formed on an n-type region of the device (such as the substrate or an exposed n-type epitaxial layer).
  • a light emitting diode includes a substrate, an epitaxial region formed on the substrate, and an ohmic contact formed on an exposed epitaxial layer.
  • a passivation layer covers exposed portions of the substrate, epitaxial layers and ohmic contact.
  • a self-aligned bond pad adapted to receive a wire bond is formed within an opening in the passivation layer.
  • Method embodiments of the invention include forming an epitaxial region on a substrate, forming an ohmic contact on an exposed epitaxial layer, and depositing a passivation layer over the entire device including the substrate, the epitaxial layers and the ohmic contact. Portions of the passivation layer above the ohmic contact are selectively removed to expose a portion of the surface of the ohmic contact within a via through the passivation layer. A self-aligned bond pad is formed within the via.
  • FIG. 1 is a side view of a prior art device prior to wirebonding.
  • FIG. 2 is a side view of a prior art device after wirebonding.
  • FIG. 3 is a side view of a device according to embodiments of the invention prior to formation of the bond pad.
  • FIG. 4 is a side view of a device according to embodiments of the invention after formation of the bond pad and wirebonding.
  • FIGS. 5A-5F are side views of a device according to embodiments of the invention at various process stages.
  • Embodiments of the invention now will be described, generally with reference to gallium nitride-based light emitting diodes on silicon carbide-based substrates. However, it will be understood by those having skill in the art that many embodiments of the invention may be employed with many different combinations of substrate and epitaxial layers.
  • combinations can include AlGaInP diodes on GaP substrates; InGaAs diodes on GaAs substrates; AlGaAs diodes on GaAs substrates; SiC diodes on SiC or sapphire (Al 2 O 3 ) substrates; and/or a nitride-based diodes on gallium nitride, silicon carbide, aluminum nitride, sapphire, zinc oxide and/or other substrates.
  • GaN-based light emitting diodes typically comprise an insulating or semiconducting substrate such as SiC or sapphire on which a plurality of GaN-based epitaxial layers are deposited.
  • the epitaxial layers comprise an active region having a p-n junction that emits light when energized.
  • FIG. 1 schematically illustrates a conventional LED having an n-type SiC substrate 10 , an active region comprising an n-GaN-based layer 14 and a p-GaN-based layer 16 grown on the substrate and patterned into a mesa.
  • An ohmic contact 18 is formed on the p-GaN layer 16 and bond pad 20 for receiving a wire bond connection is formed on the ohmic contact 18 .
  • a cathode ohmic contact 22 is formed on the substrate 10 .
  • a passivation layer 15 covers the upper surface of the device.
  • Passivation layer 15 may comprise a dielectric material such silicon nitride or silicon dioxide.
  • Passivation layer 15 may be deposited using a conventional method such as PECVD deposition or sputtering. Methods of forming passivation layer 15 are described in detail in U.S. Patent Application Publication No. 200310025121 which is hereby incorporated herein in its entirety.
  • bond pad 20 requires several photolithography steps.
  • a layer of photoresist (not shown) is applied to the top surface of the device.
  • the photoresist is selectively exposed using a mask and exposed portions of the photoresist are developed out (i.e. removed) to reveal a portion of the upper surface of the ohmic contact layer 18 .
  • the bond pad metal (which may be for example Ti/Pt/Au) is then evaporated or sputtered through the developed opening in the photoresist and onto the exposed portion of the ohmic contact. Finally, the remaining photoresist is stripped through immersion in a solvent such as acetone or a stripper such as N-methylpyrolidinone.
  • a via 17 must be opened in passivation layer 15 in order to permit formation of a wirebond connection to bond pad 20 .
  • the steps for opening via 17 in passivation layer 5 are similar to those described above in connection with the formation of bond pad 20 . Namely, a photoresist layer is applied, exposed and developed to reveal a portion of the passivation layer 15 above the center region of the bond pad 20 . After the photoresist layer is patterned, the passivation layer 15 is etched to reveal the upper surface of the bond pad 20 , thereby forming a via in the passivation layer 15 .
  • Photolithography steps such as those described above are expensive and time consuming, since they require multiple steps and precise alignment of a mask to a wafer. Since the passivation layer 15 is formed after the bond pad 20 in the device shown in FIGS. 1-2 , the ohmic contact 18 is completely covered either by passivation layer 15 or bond pad 20 .
  • FIGS. 3 and 4 Embodiments of the invention which require a reduced number of photolithography steps are illustrated in FIGS. 3 and 4 .
  • a bond pad is formed as a self-aligned feature within a via formed in the passivation layer. Since the bond pad is formed after formation of the via, no additional photolithography steps are required for the bond pad.
  • the ohmic contact metal may be selected to provide protection to the top surface of the epitaxial region as well as form an ohmic contact thereto.
  • FIG. 3 illustrates embodiments of the invention prior to forming a bond pad and prior to wirebonding.
  • FIG. 3 schematically illustrates an LED having an n-type SiC substrate 10 , an active region comprising an n-GaN based layer 14 and a p-GaN-based layer 16 grown on the substrate and patterned into a mesa. An ohmic contact 18 is formed on the p-GaN layer 16 .
  • substrate 10 is SiC in the illustrated embodiment, substrate 10 may comprise any other suitable substrate material such as sapphire, silicon, gallium arsenide and the like.
  • a blanket passivation layer 15 covers the exposed upper surfaces of the substrate 10 , the epitaxial layers 14 and 16 and the ohmic contact 18 .
  • Passivation layer 15 may comprise a dielectric material such silicon nitride or silicon dioxide and may be applied by known methods such as PECVD or sputter deposition.
  • a via 17 is opened in the passivation layer 15 using photolithography.
  • a metal stack such as Ti/Pt/Au is then deposited within via 17 to form a bond pad to which a wirebond 28 may be made. Since the bond pad 30 is formed within via 17 with a single photolithographic step rather than two steps, the via 17 and the bond pad 30 are said to be self-aligned.
  • FIGS. 5A-F illustrate steps for forming the device illustrated in FIGS. 3 and 4 .
  • a precursor structure is shown prior to formation of the bond pad.
  • the structure shown in FIG. 5A is identical to the structure shown in FIG. 3 .
  • FIG. 5A illustrates a LED having an n-type SiC substrate 10 , an active region comprising an n-GaN-based layer 14 and a p-GaN-based layer 16 grown on the substrate and patterned into a mesa.
  • An ohmic contact 18 is formed on the p-GaN layer 16 .
  • a dielectric passivation layer 15 covers the exposed upper surfaces of the substrate 10 , the epitaxial layers 14 and 16 and the ohmic contact 18 .
  • a layer of photoresist 35 is applied across the surface of the structure.
  • the photoresist is then selectively exposed and developed to reveal a portion of the passivation layer 15 above the ohmic contact 18 as illustrated in FIG. 5C .
  • passivation layer 15 is etched using a wet 10 etch chemistry such as a buffered oxide etch (BOE) or a dry etch process such as reactive ion etching (RIE), remote or downstream plasma etching, or a combination of RIE and remote etching, to reveal a portion of the surface of ohmic contact 18 as illustrated in FIG. 5D .
  • a wet 10 etch chemistry such as a buffered oxide etch (BOE) or a dry etch process such as reactive ion etching (RIE), remote or downstream plasma etching, or a combination of RIE and remote etching
  • a blanket metal 29 is deposited on the surface of the structure.
  • Metal 29 deposits on the remaining photoresist material 35 as well as the exposed surface of ohmic contact 18 , where it forms a bond pad 30 .
  • the remaining photoresist is then removed (for example, by immersion in acetone), which removes unwanted portions of metal 29 but leaves bond pad 30 in place.
  • the resulting structure is shown in FIG. 5F .
  • ohmic contact 18 may comprise a material such as platinum which itself acts to protect the underlying epitaxial layers.

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Manufacturing & Machinery (AREA)
  • Led Devices (AREA)
  • Electrodes Of Semiconductors (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)

Abstract

A method is disclosed for attaching a bonding pad to the ohmic contact of a diode while reducing the complexity of the photolithography steps. The method includes the steps of forming a blanket passivation layer over the epitaxial layers and ohmic contacts of a diode, depositing a photoresist layer over the blanket passivation layer, opening a via through the photoresist above the ohmic contacts and on the blanket passivation layer, removing the portion of the blanket passivation layer defined by the via to expose the surface of the ohmic contact, depositing a metal layer on the remaining photoresist, and on the exposed portion of the ohmic contact defined by the via, and removing the remaining photoresist to thereby concurrently remove any metal on the photoresist and to thereby establish a metal bond pad on the ohmic contact in the via.

Description

This application claims priority from U.S. Provisional application No. 60/625,339 filed Nov. 4, 2004.
BACKGROUND
The present invention relates to semiconductor devices, and more particularly to light emitting diodes having a bond pad on an ohmic contact.
Light emitting diodes (or LEDs) are well known solid state electronic devices capable of generating light upon application of a sufficient voltage. Light emitting diodes generally comprise a p-n junction formed in an epitaxial layer deposited on a substrate such as sapphire, silicon, silicon carbide, gallium arsenide and the like. The wavelength distribution of the light generated by the LED depends on the material from which the p-n junction is fabricated and the structure of the thin epitaxial layers that comprise the active region of the device.
Commonly, an LED includes an n-type substrate, an n-type epitaxial region formed on the substrate and a p-type epitaxial region formed on the n-type epitaxial region. In order to facilitate the application of a voltage to the device, an anode ohmic contact is formed on a p-type region of the device (typically, an exposed p-type epitaxial layer) and a cathode ohmic contact must be formed on an n-type region of the device (such as the substrate or an exposed n-type epitaxial layer).
In order to bond a wire to an ohmic contact for connecting the device to an external circuit, it is known to form a bond pad on the ohmic contact metal stack. It is also known to protect the LED by depositing a layer of passivation over the entire exposed surface of the device. However, the passivation layer must be partially removed to permit the connection of a wire to the bond pad. Forming and patterning a bond pad and passivation layer may require multiple complicated and expensive photolithography steps which require precise mask alignment. Such steps are time-consuming and errors made during photolithography steps may reduce or harm the operating characteristics of the device, which may result in diminished yields or increased testing costs. Accordingly, it would be desirable to simplify the process of forming bond pads on LED ohmic contacts.
SUMMARY
A light emitting diode includes a substrate, an epitaxial region formed on the substrate, and an ohmic contact formed on an exposed epitaxial layer. A passivation layer covers exposed portions of the substrate, epitaxial layers and ohmic contact. A self-aligned bond pad adapted to receive a wire bond is formed within an opening in the passivation layer.
Method embodiments of the invention include forming an epitaxial region on a substrate, forming an ohmic contact on an exposed epitaxial layer, and depositing a passivation layer over the entire device including the substrate, the epitaxial layers and the ohmic contact. Portions of the passivation layer above the ohmic contact are selectively removed to expose a portion of the surface of the ohmic contact within a via through the passivation layer. A self-aligned bond pad is formed within the via.
The foregoing and other objects and advantages of the invention and the manner in which the same are accomplished will become clearer based on the followed detailed description taken in conjunction with the accompanying drawings.
BRIEF DESCRIPTION OF THE DRAWINGS
FIG. 1 is a side view of a prior art device prior to wirebonding.
FIG. 2 is a side view of a prior art device after wirebonding.
FIG. 3 is a side view of a device according to embodiments of the invention prior to formation of the bond pad.
FIG. 4 is a side view of a device according to embodiments of the invention after formation of the bond pad and wirebonding.
FIGS. 5A-5F are side views of a device according to embodiments of the invention at various process stages.
 DETAILED DESCRIPTION
The present invention now will be described more fully hereinafter with reference to the accompanying drawings, in which embodiments of the invention are shown. This invention should not be construed as limited to the embodiments set forth herein; rather, these embodiments are provided so that this disclosure will be thorough and complete, and will fully convey the scope of the invention to those skilled in the art. Like numbers refer to like elements throughout. Furthermore, the various layers and regions illustrated in the figures are illustrated schematically. As will also be appreciated by those of skill in the art, while the present invention is described with respect to semiconductor wafers and diced chips, such, chips may be diced into arbitrary sizes. Accordingly, the present invention is not limited to the relative size and spacing illustrated in the accompanying figures. In addition, certain features of the drawings are illustrated in exaggerated dimensions for clarity of drawing and ease of explanation.
Embodiments of the invention now will be described, generally with reference to gallium nitride-based light emitting diodes on silicon carbide-based substrates. However, it will be understood by those having skill in the art that many embodiments of the invention may be employed with many different combinations of substrate and epitaxial layers. For example, combinations can include AlGaInP diodes on GaP substrates; InGaAs diodes on GaAs substrates; AlGaAs diodes on GaAs substrates; SiC diodes on SiC or sapphire (Al2O3) substrates; and/or a nitride-based diodes on gallium nitride, silicon carbide, aluminum nitride, sapphire, zinc oxide and/or other substrates.
GaN-based light emitting diodes (LEDs) typically comprise an insulating or semiconducting substrate such as SiC or sapphire on which a plurality of GaN-based epitaxial layers are deposited. The epitaxial layers comprise an active region having a p-n junction that emits light when energized. FIG. 1 schematically illustrates a conventional LED having an n-type SiC substrate 10, an active region comprising an n-GaN-based layer 14 and a p-GaN-based layer 16 grown on the substrate and patterned into a mesa. An ohmic contact 18 is formed on the p-GaN layer 16 and bond pad 20 for receiving a wire bond connection is formed on the ohmic contact 18. A cathode ohmic contact 22 is formed on the substrate 10.
A passivation layer 15 covers the upper surface of the device. Passivation layer 15 may comprise a dielectric material such silicon nitride or silicon dioxide. Passivation layer 15 may be deposited using a conventional method such as PECVD deposition or sputtering. Methods of forming passivation layer 15 are described in detail in U.S. Patent Application Publication No. 200310025121 which is hereby incorporated herein in its entirety.
The formation of bond pad 20 requires several photolithography steps. In one such process, after formation of ohmic contact 18, a layer of photoresist (not shown) is applied to the top surface of the device. The photoresist is selectively exposed using a mask and exposed portions of the photoresist are developed out (i.e. removed) to reveal a portion of the upper surface of the ohmic contact layer 18. The bond pad metal (which may be for example Ti/Pt/Au) is then evaporated or sputtered through the developed opening in the photoresist and onto the exposed portion of the ohmic contact. Finally, the remaining photoresist is stripped through immersion in a solvent such as acetone or a stripper such as N-methylpyrolidinone.
Turning to FIG. 2, after formation of bond pad 20 and passivation layer 15, a via 17 must be opened in passivation layer 15 in order to permit formation of a wirebond connection to bond pad 20. The steps for opening via 17 in passivation layer 5 are similar to those described above in connection with the formation of bond pad 20. Namely, a photoresist layer is applied, exposed and developed to reveal a portion of the passivation layer 15 above the center region of the bond pad 20. After the photoresist layer is patterned, the passivation layer 15 is etched to reveal the upper surface of the bond pad 20, thereby forming a via in the passivation layer 15. Photolithography steps such as those described above are expensive and time consuming, since they require multiple steps and precise alignment of a mask to a wafer. Since the passivation layer 15 is formed after the bond pad 20 in the device shown in FIGS. 1-2, the ohmic contact 18 is completely covered either by passivation layer 15 or bond pad 20.
Embodiments of the invention which require a reduced number of photolithography steps are illustrated in FIGS. 3 and 4. In these embodiments, a bond pad is formed as a self-aligned feature within a via formed in the passivation layer. Since the bond pad is formed after formation of the via, no additional photolithography steps are required for the bond pad. Moreover, in this embodiment the ohmic contact metal may be selected to provide protection to the top surface of the epitaxial region as well as form an ohmic contact thereto.
Accordingly, FIG. 3 illustrates embodiments of the invention prior to forming a bond pad and prior to wirebonding. FIG. 3 schematically illustrates an LED having an n-type SiC substrate 10, an active region comprising an n-GaN based layer 14 and a p-GaN-based layer 16 grown on the substrate and patterned into a mesa. An ohmic contact 18 is formed on the p-GaN layer 16.
Although substrate 10 is SiC in the illustrated embodiment, substrate 10 may comprise any other suitable substrate material such as sapphire, silicon, gallium arsenide and the like.
A blanket passivation layer 15 covers the exposed upper surfaces of the substrate 10, the epitaxial layers 14 and 16 and the ohmic contact 18.
Passivation layer 15 may comprise a dielectric material such silicon nitride or silicon dioxide and may be applied by known methods such as PECVD or sputter deposition.
Turning to FIG. 4, a via 17 is opened in the passivation layer 15 using photolithography. A metal stack such as Ti/Pt/Au is then deposited within via 17 to form a bond pad to which a wirebond 28 may be made. Since the bond pad 30 is formed within via 17 with a single photolithographic step rather than two steps, the via 17 and the bond pad 30 are said to be self-aligned.
FIGS. 5A-F illustrate steps for forming the device illustrated in FIGS. 3 and 4. Referring to FIG. 5A, a precursor structure is shown prior to formation of the bond pad. The structure shown in FIG. 5A is identical to the structure shown in FIG. 3. Namely, FIG. 5A illustrates a LED having an n-type SiC substrate 10, an active region comprising an n-GaN-based layer 14 and a p-GaN-based layer 16 grown on the substrate and patterned into a mesa. An ohmic contact 18 is formed on the p-GaN layer 16. A dielectric passivation layer 15 covers the exposed upper surfaces of the substrate 10, the epitaxial layers 14 and 16 and the ohmic contact 18.
As shown in FIG. 5B, a layer of photoresist 35 is applied across the surface of the structure. The photoresist is then selectively exposed and developed to reveal a portion of the passivation layer 15 above the ohmic contact 18 as illustrated in FIG. 5C. Next, passivation layer 15 is etched using a wet 10 etch chemistry such as a buffered oxide etch (BOE) or a dry etch process such as reactive ion etching (RIE), remote or downstream plasma etching, or a combination of RIE and remote etching, to reveal a portion of the surface of ohmic contact 18 as illustrated in FIG. 5D.
As shown in FIG. 5E, a blanket metal 29 is deposited on the surface of the structure. Metal 29 deposits on the remaining photoresist material 35 as well as the exposed surface of ohmic contact 18, where it forms a bond pad 30. The remaining photoresist is then removed (for example, by immersion in acetone), which removes unwanted portions of metal 29 but leaves bond pad 30 in place. The resulting structure is shown in FIG. 5F.
The method described above may result in a small gap between the bond pad 30 and passivation layer 15 which may cause a small amount of the ohmic contact layer 18 to be exposed. However, the entire device may be encapsulated in a shell of protective material such as silicone which may protect the exposed the exposed portions of ohmic contact 18. Additionally, ohmic contact 18 may comprise a material such as platinum which itself acts to protect the underlying epitaxial layers.
In the drawings and specification there has been set forth a preferred embodiment of the invention, and although specific terms have been employed, they are used in a generic and descriptive sense only and not for purposes of limitation, the scope of the invention being defined in the claims.

Claims (17)

1. A diode comprising:
a substrate having a first conductivity type;
a first epitaxial layer on a first surface of said substrate having the same conductivity type as said substrate;
a second epitaxial layer on said first epitaxial layer and having the opposite conductivity type from said substrate and said first epitaxial layer;
said first and second epitaxial layers defining a p-n junction therebetween;
a first ohmic contact under a second surface of said substrate opposite to said first surface of said substrate;
a second ohmic contact directly on said second epitaxial layer opposite said first epitaxial layer;
a passivation layer on and directly contacting portions of said first surface of said substrate and portions of said second ohmic contact, said passivation layer defining a via opening over said second ohmic contact; and
a wire bond pad on said second ohmic contact, said wire bond pad being self-aligned within the via opening defined by said passivation layer;
wherein said via opening defines a gap between said wire bond pad and said passivation layer, and bottom portions of sidewalls of said via opening are on and directly contact a top surface of said second ohmic contact.
2. A diode according to claim 1 comprising a silicon carbide substrate.
3. A diode according to claim 1 wherein said substrate is selected from the group consisting of sapphire, silicon, gallium arsenide, and gallium phosphide.
4. A diode according to claim 1 wherein said first epitaxial layer and said second epitaxial layer are Group III-Group V semiconductors.
5. A diode according to claim 1 wherein said first epitaxial layer and said second epitaxial layer are Group III nitride semiconductors.
6. A diode according to claim 1 wherein said first epitaxial layer and said second epitaxial layer are gallium nitride.
7. A diode according to claim 1 wherein said passivation layer is selected from the group consisting of silicon dioxide and silicon nitride.
8. A diode according to claim 1 wherein said first ohmic contact and said second ohmic contact are selected from the group consisting of titanium, platinum, gold, and combinations thereof.
9. A diode according to claim 1 encapsulated in a protective material.
10. A diode according to claim 9 encapsulated in silicone.
11. A diode comprising:
a substrate having a first conductivity type;
a first epitaxial layer on a first surface of said substrate having the same conductivity type as said substrate;
a second epitaxial layer on said first epitaxial layer and having the opposite conductivity type from said substrate and said first epitaxial layer;
said first and second epitaxial layers defining a p-n junction an active region that emits light therebetween;
a first ohmic contact under a second surface of said substrate opposite to said first surface of said substrate;
a secondan ohmic contact directly on said second epitaxial layer opposite said first epitaxial layer;
a passivation layer, a photoresist layer and a blanket metal layer on said portions of said first a surface of said a substrate and on portions of said second ohmic contact, and said passivation layer and said photoresist layer defining a via opening over said second ohmic contact wherein bottom portions of sidewalls of said via opening are on and directly contact a top surface of said second ohmic contact; and
a wire bond pad on said second ohmic contact, said wire bond pad being formed from the same metal as said blanket metal layer and being self-aligned within the via opening defined by said passivation layer and said photoresist layer, wherein there is a gap located between said wire bond pad and said passivation layer.
12. A diode according to claim 11 wherein said first epitaxial layer is on said surface of said substrate, said substrate is selected from the group consisting of sapphire, silicon, silicon carbide, gallium arsenide, and gallium phosphide.
13. A diode according to claim 11 wherein said first epitaxial layer and said second epitaxial layer are Group Ill-Group V semiconductors.
14. A diode according to claim 11 wherein said first epitaxial layer and said second epitaxial layer are Group III nitride semiconductors.
15. A diode according to claim 11 wherein said first epitaxial layer and said second epitaxial layer are gallium nitride.
16. A diode according to claim 11 wherein said passivation layer is selected from the group consisting of silicon dioxide and silicon nitride.
17. A diode according to claim 11 wherein said first ohmic contact and said second ohmic contact are is selected from the group consisting of titanium, platinum, gold, and combinations thereof.
US12/899,228 2004-11-04 2010-10-06 LED with self aligned bond pad Active 2025-05-26 USRE43412E1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US12/899,228 USRE43412E1 (en) 2004-11-04 2010-10-06 LED with self aligned bond pad

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US62533904P 2004-11-04 2004-11-04
US10/996,666 US7432536B2 (en) 2004-11-04 2004-11-24 LED with self aligned bond pad
US12/899,228 USRE43412E1 (en) 2004-11-04 2010-10-06 LED with self aligned bond pad

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
US10/996,666 Reissue US7432536B2 (en) 2004-11-04 2004-11-24 LED with self aligned bond pad

Publications (1)

Publication Number Publication Date
USRE43412E1 true USRE43412E1 (en) 2012-05-29

Family

ID=36260896

Family Applications (2)

Application Number Title Priority Date Filing Date
US10/996,666 Ceased US7432536B2 (en) 2004-11-04 2004-11-24 LED with self aligned bond pad
US12/899,228 Active 2025-05-26 USRE43412E1 (en) 2004-11-04 2010-10-06 LED with self aligned bond pad

Family Applications Before (1)

Application Number Title Priority Date Filing Date
US10/996,666 Ceased US7432536B2 (en) 2004-11-04 2004-11-24 LED with self aligned bond pad

Country Status (1)

Country Link
US (2) US7432536B2 (en)

Families Citing this family (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR20080106402A (en) 2006-01-05 2008-12-05 일루미텍스, 인크. Separate optical device for directing light from an led
TWI299896B (en) * 2006-03-16 2008-08-11 Advanced Semiconductor Eng Method for forming metal bumps
US7875546B1 (en) * 2006-09-01 2011-01-25 National Semiconductor Corporation System and method for preventing metal corrosion on bond pads
CN101553928B (en) 2006-10-02 2011-06-01 伊鲁米特克有限公司 Led system and method
CN100449805C (en) * 2006-11-08 2009-01-07 吴质朴 AlGaInP compound semiconductor luminant and its making method
EP2240968A1 (en) 2008-02-08 2010-10-20 Illumitex, Inc. System and method for emitter layer shaping
TW201034256A (en) 2008-12-11 2010-09-16 Illumitex Inc Systems and methods for packaging light-emitting diode devices
US20100301467A1 (en) * 2009-05-26 2010-12-02 Albert Wu Wirebond structures
US8449128B2 (en) 2009-08-20 2013-05-28 Illumitex, Inc. System and method for a lens and phosphor layer
US8585253B2 (en) 2009-08-20 2013-11-19 Illumitex, Inc. System and method for color mixing lens array
CN103515492B (en) * 2012-06-28 2016-04-27 上海蓝光科技有限公司 A kind of method of the photoetching LED wafer without mask plate
KR101415599B1 (en) 2013-02-28 2014-07-08 주식회사 누리반도체 Method for Fabricating PN Junction Diode

Citations (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4966862A (en) 1989-08-28 1990-10-30 Cree Research, Inc. Method of production of light emitting diodes
US5670798A (en) 1995-03-29 1997-09-23 North Carolina State University Integrated heterostructures of Group III-V nitride semiconductor materials including epitaxial ohmic contact non-nitride buffer layer and methods of fabricating same
US20020121642A1 (en) 1998-09-16 2002-09-05 Kathleen Marie Doverspike Vertical geometry ingan led
US20020123164A1 (en) 2001-02-01 2002-09-05 Slater David B. Light emitting diodes including modifications for light extraction and manufacturing methods therefor
US6459098B1 (en) 2000-07-26 2002-10-01 Axt, Inc. Window for light emitting diode
US20030015721A1 (en) 2001-07-23 2003-01-23 Slater, David B. Light emitting diodes including modifications for submount bonding and manufacturing methods therefor
US20030025121A1 (en) 1997-08-29 2003-02-06 Edmond John Adam Robust Group III light emitting diode for high reliability in standard packaging applications
US20030042507A1 (en) 2001-07-23 2003-03-06 Slater David B. Bonding of light emitting diodes having shaped substrates and collets for bonding of light emitting diodes having shaped substrates
US20030143767A1 (en) 2002-01-28 2003-07-31 Andrews Peter S. Cluster packaging of light emitting diodes
US20040026707A1 (en) 1997-08-29 2004-02-12 Slater David B. Robust group III light emitting diode for high reliability in standard packaging applications
US20040056260A1 (en) 2002-09-19 2004-03-25 Slater David B. Phosphor-coated light emitting diodes including tapered sidewalls, and fabrication methods therefor
US20040149993A1 (en) 2003-01-30 2004-08-05 Cree, Inc. Methods of Treating a Silicon Carbide Substrate for Improved Epitaxial Deposition and Resulting Structures and Devices

Patent Citations (27)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4966862A (en) 1989-08-28 1990-10-30 Cree Research, Inc. Method of production of light emitting diodes
US5670798A (en) 1995-03-29 1997-09-23 North Carolina State University Integrated heterostructures of Group III-V nitride semiconductor materials including epitaxial ohmic contact non-nitride buffer layer and methods of fabricating same
US6825501B2 (en) 1997-08-29 2004-11-30 Cree, Inc. Robust Group III light emitting diode for high reliability in standard packaging applications
US20040026707A1 (en) 1997-08-29 2004-02-12 Slater David B. Robust group III light emitting diode for high reliability in standard packaging applications
US20030025121A1 (en) 1997-08-29 2003-02-06 Edmond John Adam Robust Group III light emitting diode for high reliability in standard packaging applications
US20030201453A2 (en) 1997-08-29 2003-10-30 Cree, Inc. Robust Group III Light Emitting Diode for High Reliability in Standard Packaging Applications
US6610551B1 (en) 1998-09-16 2003-08-26 Cree, Inc. Vertical geometry InGaN LED
US20020121642A1 (en) 1998-09-16 2002-09-05 Kathleen Marie Doverspike Vertical geometry ingan led
US6459100B1 (en) 1998-09-16 2002-10-01 Cree, Inc. Vertical geometry ingan LED
US20040232433A1 (en) 1998-09-16 2004-11-25 Doverspike Kathleen Marie Vertical geometry InGaN LED
US20020154496A1 (en) 2000-07-26 2002-10-24 John Chen Window for light-emitting diode
US6580096B2 (en) 2000-07-26 2003-06-17 Axt, Inc. Window for light-emitting diode
US6459098B1 (en) 2000-07-26 2002-10-01 Axt, Inc. Window for light emitting diode
US6791119B2 (en) 2001-02-01 2004-09-14 Cree, Inc. Light emitting diodes including modifications for light extraction
US20020123164A1 (en) 2001-02-01 2002-09-05 Slater David B. Light emitting diodes including modifications for light extraction and manufacturing methods therefor
US20040217362A1 (en) 2001-02-01 2004-11-04 Slater David B Light emitting diodes including pedestals
US20030015721A1 (en) 2001-07-23 2003-01-23 Slater, David B. Light emitting diodes including modifications for submount bonding and manufacturing methods therefor
US6740906B2 (en) 2001-07-23 2004-05-25 Cree, Inc. Light emitting diodes including modifications for submount bonding
US6747298B2 (en) 2001-07-23 2004-06-08 Cree, Inc. Collets for bonding of light emitting diodes having shaped substrates
US20040200882A1 (en) 2001-07-23 2004-10-14 Slater David B. Bonding of light emitting diodes having shaped substrates
US20030042507A1 (en) 2001-07-23 2003-03-06 Slater David B. Bonding of light emitting diodes having shaped substrates and collets for bonding of light emitting diodes having shaped substrates
US20050019971A1 (en) 2001-07-23 2005-01-27 Slater David B. Methods of fabricating light emitting devices using mesa regions and passivation layers
US20030143767A1 (en) 2002-01-28 2003-07-31 Andrews Peter S. Cluster packaging of light emitting diodes
US6635503B2 (en) 2002-01-28 2003-10-21 Cree, Inc. Cluster packaging of light emitting diodes
US20040056260A1 (en) 2002-09-19 2004-03-25 Slater David B. Phosphor-coated light emitting diodes including tapered sidewalls, and fabrication methods therefor
US6853010B2 (en) 2002-09-19 2005-02-08 Cree, Inc. Phosphor-coated light emitting diodes including tapered sidewalls, and fabrication methods therefor
US20040149993A1 (en) 2003-01-30 2004-08-05 Cree, Inc. Methods of Treating a Silicon Carbide Substrate for Improved Epitaxial Deposition and Resulting Structures and Devices

Also Published As

Publication number Publication date
US7432536B2 (en) 2008-10-07
US20060091565A1 (en) 2006-05-04

Similar Documents

Publication Publication Date Title
USRE43412E1 (en) LED with self aligned bond pad
US8004001B2 (en) Fabrication of semiconductor devices for light emission
US7233028B2 (en) Gallium nitride material devices and methods of forming the same
US8866175B2 (en) Optoelectronic semiconductor chip
US7714345B2 (en) Light-emitting devices having coplanar electrical contacts adjacent to a substrate surface opposite an active region and methods of forming the same
US20110147704A1 (en) Semiconductor light-emitting device with passivation layer
US8890201B2 (en) Semiconductor light emitting device
JPH09186364A (en) Nitride iii-v compound semiconductor device and its manufacturing method
US20160276538A1 (en) Light Emitting Diodes With Current Spreading Material Over Perimetric Sidewalls
US8659051B2 (en) Semiconductor light emitting device and method for manufacturing thereof
JP2024027128A (en) Method for removing isolation layer in corner between semiconductor light- emitting device and growth substrate
US7402837B2 (en) Light emitting devices with self aligned ohmic contacts
JPH11214749A (en) Semiconductor light-emitting device
TW202013766A (en) Semiconductor devices and manufacturing methods thereof
US20040185599A1 (en) Method for fabricating a semiconductor component based on a nitride compound semiconductor
US8507367B2 (en) Separation of semiconductor devices
JPH0559861U (en) Gallium nitride compound semiconductor device
TWI630648B (en) Method of separating a wafer of semiconductor devices
JP7295924B2 (en) Semiconductor light emitting device and method for manufacturing semiconductor light emitting device
US20240322069A1 (en) Optoelectronic semiconductor device, array of optoelectronic semiconductor devices and method for manufacturing an optoelectronic semiconductor device
US20230238308A1 (en) Semiconductor structure and manufacturing method of the same
US20210043796A1 (en) Component, component group and production method for same
TW202129996A (en) Semiconductor devices and manufacturing methods thereof
KR20110078639A (en) Method of manufacturing a semiconductor light emitting device

Legal Events

Date Code Title Description
FPAY Fee payment

Year of fee payment: 8

MAFP Maintenance fee payment

Free format text: PAYMENT OF MAINTENANCE FEE, 12TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1553); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

Year of fee payment: 12

AS Assignment

Owner name: CREE, INC., NORTH CAROLINA

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:SLATER, DAVID B., JR.;REEL/FRAME:055769/0025

Effective date: 20050203

AS Assignment

Owner name: CREE LED, INC., CALIFORNIA

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:CREE, INC.;REEL/FRAME:056012/0200

Effective date: 20210301

AS Assignment

Owner name: CITIZENS BANK, N.A., MASSACHUSETTS

Free format text: SECURITY INTEREST;ASSIGNORS:SMART MODULAR TECHNOLOGIES, INC.;SMART HIGH RELIABILITY SOLUTIONS, LLC;SMART EMBEDDED COMPUTING, INC.;AND OTHERS;REEL/FRAME:058983/0001

Effective date: 20220207