USRE42532E1 - Synchronous-rectified DC to DC converter with improved current sensing - Google Patents

Synchronous-rectified DC to DC converter with improved current sensing Download PDF

Info

Publication number
USRE42532E1
USRE42532E1 US11/337,925 US33792506A USRE42532E US RE42532 E1 USRE42532 E1 US RE42532E1 US 33792506 A US33792506 A US 33792506A US RE42532 E USRE42532 E US RE42532E
Authority
US
United States
Prior art keywords
current
output
node
virtual ground
input
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
US11/337,925
Inventor
Robert H. Isham
Charles E. Hawkes
Michael M. Walters
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Intersil Americas LLC
Original Assignee
Intersil Americas LLC
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Intersil Americas LLC filed Critical Intersil Americas LLC
Priority to US11/337,925 priority Critical patent/USRE42532E1/en
Assigned to MORGAN STANLEY & CO. INCORPORATED reassignment MORGAN STANLEY & CO. INCORPORATED SECURITY AGREEMENT Assignors: D2AUDIO CORPORATION, ELANTEC SEMICONDUCTOR, INC., INTERSIL AMERICAS INC., INTERSIL COMMUNICATIONS, INC., INTERSIL CORPORATION, KENET, INC., PLANET ATE, INC., QUELLAN, INC., TECHWELL, INC., ZILKER LABS, INC.
Application granted granted Critical
Publication of USRE42532E1 publication Critical patent/USRE42532E1/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
    • H02M3/00—Conversion of dc power input into dc power output
    • H02M3/02—Conversion of dc power input into dc power output without intermediate conversion into ac
    • H02M3/04—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters
    • H02M3/10—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode
    • H02M3/145—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal
    • H02M3/155—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only
    • H02M3/156—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only with automatic control of output voltage or current, e.g. switching regulators
    • H02M3/158—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only with automatic control of output voltage or current, e.g. switching regulators including plural semiconductor devices as final control devices for a single load
    • H02M3/1588—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only with automatic control of output voltage or current, e.g. switching regulators including plural semiconductor devices as final control devices for a single load comprising at least one synchronous rectifier element
    • G—PHYSICS
    • G05—CONTROLLING; REGULATING
    • G05F—SYSTEMS FOR REGULATING ELECTRIC OR MAGNETIC VARIABLES
    • G05F1/00—Automatic systems in which deviations of an electric quantity from one or more predetermined values are detected at the output of the system and fed back to a device within the system to restore the detected quantity to its predetermined value or values, i.e. retroactive systems
    • G05F1/10—Regulating voltage or current
    • G05F1/46—Regulating voltage or current wherein the variable actually regulated by the final control device is dc
    • G05F1/56—Regulating voltage or current wherein the variable actually regulated by the final control device is dc using semiconductor devices in series with the load as final control devices
    • G05F1/565—Regulating voltage or current wherein the variable actually regulated by the final control device is dc using semiconductor devices in series with the load as final control devices sensing a condition of the system or its load in addition to means responsive to deviations in the output of the system, e.g. current, voltage, power factor
    • H—ELECTRICITY
    • H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
    • H02M1/00—Details of apparatus for conversion
    • H02M1/0003—Details of control, feedback or regulation circuits
    • H02M1/0009—Devices or circuits for detecting current in a converter
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02B—CLIMATE CHANGE MITIGATION TECHNOLOGIES RELATED TO BUILDINGS, e.g. HOUSING, HOUSE APPLIANCES OR RELATED END-USER APPLICATIONS
    • Y02B70/00—Technologies for an efficient end-user side electric power management and consumption
    • Y02B70/10—Technologies improving the efficiency by using switched-mode power supplies [SMPS], i.e. efficient power electronics conversion e.g. power factor correction or reduction of losses in power supplies or efficient standby modes

Definitions

  • a synchronous buck DC to DC converter typically employs a pair of switches arranged to connect one end of an inductor to either an input supply voltage or to ground. The second end of the inductor is attached to a load. It is well known to use field effect transistors (FET's) as these switches. Load current flows from the supply through the upper FET and the inductor while that FET is on, and from ground through the lower FET and the inductor while that FET is on.
  • FET's field effect transistors
  • the load current can be sensed through determining the DC resistance of the inductor and sensing the voltage drop across that DC resistance, or by sensing the voltage drop across an added series sense resistor.
  • the load current can also be detected by sensing the voltage drop caused by the load current flowing through the upper FET switch.
  • Sensing the load current by using the DC resistance of the inductor requires adding an R-C filter across the inductor to remove the AC component of the current. Thus, additional components are required and extra cost incurred. Adding a series sense resistor also requires an extra component, increases cost, and reduces system efficiency. Furthermore, sensing the voltage drop across the drain-to-source resistance of the upper FET when it is conducting has often proven to be impractical, since the “on” time of that switch is typically very short.
  • the present invention provides a power supply with improved current sensing.
  • the invention comprises, in one form thereof, a DC to DC buck pulse width modulator converter circuit having an input, a high side output and a low side output.
  • a high side switch is electrically connected between a common output node and a voltage supply, and controls a flow of current therethrough dependent upon the high side output.
  • a low side switch is electrically connected between the common output node and ground, and controls a flow of current therethrough dependent upon the low side output.
  • a virtual ground amplifier includes a second input electrically connected to ground.
  • a current feedback resistor is electrically connected intermediate the common output node and a first input of the virtual ground amplifier.
  • a variable impedance component is electrically connected to an output of the virtual ground amplifier and to the first input of the virtual ground amplifier.
  • the impedance of the variable impedance component is varied dependent upon the output of the virtual ground amplifier.
  • a sample and hold circuit is electrically connected intermediate the input of the pulse width modulator converter circuit and the variable impedance component. The sample and hold circuit sources a virtual ground current through the variable impedance component, and samples the virtual ground current.
  • An advantage of the DC/DC converter or the present invention is that it provides an improved method and apparatus to measure the voltage drop across the drain-to-source resistance of a FET having a very brief “on” time.
  • Another advantage of the DC/DC converter of the present invention is that the amount of droop in the output voltage in response to a change in load current is easily manipulated and scaled by selecting an appropriate value for the voltage feedback resistor.
  • Yet another advantage of the DC/DC converter of the present invention is that the sensitivity or magnitude of the current limiting or trip is easily manipulated or scaled by selecting an appropriate value for the voltage feedback resistor.
  • a still further advantage of the DC/DC converter of the present invention is that a broad range of load current and component values is accommodated by selecting an appropriate value for the current feedback resistor.
  • FIG. 1 is a high-level schematic and functional diagram of one embodiment of the DC/DC converter of the present invention
  • FIG. 2 is a detailed schematic and functional diagram of the DC/DC converter of FIG. 1 ;
  • FIGS. 3a and 3b are timing diagrams illustrating the operation of the DC/DC converter of FIG. 2 ;
  • FIG. 4 is a diagram of a node voltage versus load current of the DC/DC converter of FIG. 2 ;
  • FIG. 5 is a schematic of a negative current source for use with the DC/DC converter of FIG. 2 ;
  • FIG. 6 is a detailed schematic of a second embodiment of a DC/DC converter of the present invention.
  • DC/DC converter 10 includes low side field effect transistor (FET) 12 and high side FET 14 .
  • the drain of low side FET 12 is electrically connected to the source of high side FET 14 at common output node 16 .
  • the drain of high side FET 14 is connected to power supply 18 .
  • the source of low side FET 12 is electrically connected to ground.
  • Each gate terminal of low side FET 12 and high side FET 14 is electrically connected to a respective output (not referenced) of buck converter circuit 20 .
  • Inductor 24 and current feedback resistor 26 are each electrically connected to common output node 16 , and thus to the drain of FET 12 and source of FET 14 . More particularly, inductor 24 is electrically connected between common output node 16 and load reservoir capacitor 28 , and current feedback resistor 26 is electrically interconnected between common output node 16 and virtual ground circuit node 30 .
  • a load 32 schematically represented as a resistor, is electrically connected in parallel with load reservoir capacitor 28 .
  • Virtual ground amplifier 34 has its inverting input 34 a electrically connected to virtual ground circuit node 30 and its non-inverting input 34 b connected to ground. Output 34 c of virtual ground amplifier 34 is electrically connected to and drives the gate of FET 36 .
  • the source of FET 36 is electrically connected to virtual ground circuit node 30 .
  • the drain of FET 36 is electrically connected to sample and hold circuit 38 .
  • virtual ground amplifier 34 and FET 36 are configured to continuously drive virtual ground circuit node 30 toward ground potential. With virtual ground circuit node 30 being continuously driven towards ground potential, the end of current feedback resistor 26 that is connected to circuit node 30 will be at ground potential and the end connected to common output node 16 will have a negative voltage.
  • This negative voltage at the end of current feedback resistor 26 that is connected to common output node 16 will be equal to the product of output current I OUT and the on-state resistance that exists between the drain and source (RDS ON ) of low side FET 12 .
  • Current I SENSE flows through current feedback resistor 26 and has a magnitude determined by the ratio of RDS ON of low side FET 12 to the value of current feedback resistor 26 .
  • I SENSE is the product of output current I OUT and the ratio of RDS ON of low side FET 12 to current feedback resistor 26 , and as such is representative of output current I OUT .
  • Load current I L is the current flowing through inductor 24 and is substantially equal to output current I OUT minus I SENSE .
  • I SENSE is substantially smaller than output current I OUT . Therefore, output current I OUT and load current I L will be of substantially similar magnitudes and thus I SENSE will also be representative of load current I L .
  • the value of current feedback resistor 26 is selected to provide a convenient value of current flow for the values of load current I L and/or the value of RDS ON of low side FET 12 .
  • the sensitivity or magnitude of, for example, the voltage droop, current limiting or trip, and current balancing incorporated into DC/DC converter 10 is scaled by selecting the value of current feedback resistor 26 relative to the value of RDS ON of low side FET 12 .
  • the voltage drop across RDS ON of low side FET 12 which is usually negative, is accommodated in DC/DC converter 10 without the need for a negative voltage supply.
  • system control circuit 40 is electrically connected to sample and hold circuit 38 .
  • the drain of FET 36 connects to sample and hold circuit 38 .
  • the current supplied by the source of FET 36 flows from sample and hold circuit 38 into the drain of FET 36 , out the source of FET 36 , and into virtual ground circuit node 30 .
  • I SENSE Also flowing into virtual ground circuit node 30 , from the opposite direction, is I SENSE which, as stated above, is representative of load current I L .
  • virtual ground amplifier 34 via output 34 c, adjusts the current flowing through FET 36 and into virtual ground circuit node 30 to be substantially equal to I L SENSE .
  • I SENSE is representative of the load current I L
  • the current flowing through FET 36 and into virtual ground circuit node 30 , as controlled by virtual ground amplifier 34 and FET 36 is also representative of load current I L .
  • System control circuit 40 periodically issues control signal 40 a to sample and hold circuit 38 .
  • Control signal 40 a is issued when FET 36 is in the on or conducting condition.
  • sample and hold circuit 38 samples the current flowing through FET 36 when FET 36 is in the on condition and holds the sampled value.
  • the sampled value acquired by sample and hold circuit 38 is also representative of load current I L .
  • Sample and hold circuit 38 issues sample signal 38 a which is representative of the sampled value of current flowing through FET 36 .
  • DC/DC converter 10 monitors the voltage V OUT across load 32 through voltage feedback resistor 44 .
  • Voltage feedback resistor 44 is connected at one end to load 32 and at the other end to inverting input 46 a of error amplifier 46 .
  • V FB is the voltage across voltage feedback resistor 44 .
  • the non-inverting input 46 b of error amplifier 46 is electrically connected to reference voltage supply 48 , which provides a predetermined voltage that is substantially equal to the desired output voltage of DC/DC converter 10 .
  • Error amplifier 46 regulates the voltage at inverting input 46 a to be substantially equal to the voltage from reference voltage supply 48 .
  • error amplifier 46 acts to regulate the sum of V OUT and V FB to be substantially equal to the voltage from reference voltage supply 48 .
  • Output 46 c of error amplifier 46 is electrically connected to compensation circuit node 50 .
  • a feedback path between output 46 c and inverting input 46 a of error amplifier 46 includes compensation resistor 52 and compensation capacitor 54 . More particularly, connected to compensation circuit node 50 is one end of compensation capacitor 54 which, in turn, is connected at its other end to compensation resistor 52 . Compensation resistor 52 , at the end thereof opposite to compensation capacitor 54 , is connected to summing node 56 . Compensation resistor 52 and capacitor 54 in the voltage feedback path provide system stability and control system response.
  • Sample signal 38 a which is issued by sample and hold circuit 38 and is representative of load current I L , is also connected to the inverting input of error amplifier 46 . There is no other path for direct current at inverting input 46 a of error amplifier 46 except through voltage feedback resistor 44 . Thus, the voltage across voltage feedback resistor 44 , i.e., V FB , is modified by sampling signal 38 a. As stated above, error amplifier 46 regulates the voltage at its inverting input 46 a, which is equal to the sum of V OUT and V FB , to be substantially equal to the reference voltage supply 48 .
  • V FB increases proportionally and error amplifier 46 reduces V OUT to maintain the voltage at inverting input 46 a to be equal to reference voltage supply 48 .
  • sampling signal 38 a is representative of load current I L
  • V OUT is in effect modulated in an inversely proportional manner relative to load current I L .
  • V OUT is varied or droops dependent at least in part upon load current I L .
  • Inverting input 58 a of comparator 58 is electrically connected to sawtooth generator 60 , and receives therefrom a sawtooth waveform having predetermined characteristics.
  • Output 58 c of comparator 58 is electrically connected to set-reset (SR) latch 62 .
  • Output 62 a of SR latch 62 is electrically connected to and buffered by driver 64 which, in turn, drives low side FET 12 and high side FET 14 .
  • DC/DC converter 10 is configured, for example, such that a high-level signal at output 62 a of SR latch 62 turns low side FET 12 off and turns on high side FET 14 .
  • Sawtooth generator 60 receives sync pulse 66 from system control circuit 40 .
  • SR latch 62 also receives sync pulse 66 .
  • Error amplifier 46 produces at output 46 c a signal that is representative of the actual output voltage V OUT relative to, such as, for example, subtracted from or added to, the voltage of reference voltage supply 48 , which represents the desired output voltage of DC/DC converter 10 .
  • output 46 c of error amplifier 46 produces a signal that is more negative, or increases in a negative direction, as V OUT increases above the voltage of reference voltage supply 48 .
  • error amplifier 46 produces at output 46 c a signal having a decreasingly negative magnitude (i.e., a more positive magnitude) as V OUT decreases below the voltage of reference voltage supply 48 .
  • Output 46 c of error amplifier 46 is electrically connected to the non-inverting input of comparator 58 .
  • Comparator 58 compares the sawtooth waveform electrically connected to its inverting input 58 a with output 46 c of error amplifier 46 which is electrically connected to its noninverting input 58 b.
  • Output 58 c of comparator 58 is active, such as, for example, high during the time that the sawtooth waveform generated by sawtooth generator 60 is less positive than output 46 c of error amplifier 46 .
  • output 46 c of error amplifier 46 is relatively high, thereby placing a relatively high signal at noninverting input 58 b of comparator 58 . At least a substantial portion of the period of the sawtooth waveform will be less positive than the relatively high-level signal present at noninverting input 58 b.
  • Output 58 c of comparator 58 is active, such as, for example, high, during that substantial portion of the period for which the sawtooth waveform has a value that is less positive than the relatively high signal present at noninverting input 58 b.
  • the pulse width of output 58 c will be relatively wide, or alternatively the active period of output 58 c will be relatively long in duration, when V OUT is less than the voltage of reference voltage supply 48 .
  • output 46 c of error amplifier 46 is relatively low when V OUT is greater than the voltage of reference voltage supply 48 .
  • This condition places a relatively low-level signal at noninverting input 58 a of comparator 58 .
  • a relatively small portion of the period of the sawtooth waveform will be less positive than the relatively low-level signal present at noninverting input 58 b.
  • Output 58 c of comparator 58 will be active during only that relatively small portion, if any, of the period of the sawtooth waveform (e.g., the lowest points or bottom peaks) which is less positive than the relatively low signal at noninverting input 58 b.
  • the pulse width of output 58 c will be relatively narrow, or alternatively the active period of output 58 c will be relatively short in duration, when V OUT is greater than the voltage of reference voltage supply 48 .
  • output 62 a of SR latch 62 When output 58 c is active, output 62 a of SR latch 62 is set, such as, for example, high. Conversely, when output 58 c is not active, output 62 a of SR latch 62 is reset, such as, for example, low. Thus, when the sawtooth waveform is more positive than the voltage level of reference voltage supply 48 , output 62 a of SR latch 62 is reset, i.e., low. Output 62 a of SR latch 62 is set, i.e., high, when the sawtooth waveform drops below the predetermined voltage. Output 62 a of SR latch 62 is electrically connected to and buffered by driver 64 which, in turn, drives low side FET 12 and high side FET 14 .
  • DC/DC converter 10 is configured such that, for example, a high or set condition on output 62 a of SR latch 62 results in driver 64 turning off low side FET 12 and turning on high side FET 14
  • Overcurrent detection circuit 70 compares the sample signal 38 a to a reference current (not shown) and issues overcurrent signal 70 a to system control circuit 40 when sample signal 38 a exceeds the reference current.
  • System control 40 responds to overcurrent signal 70 a by shutting down DC/DC converter 10 .
  • System control 40 is configured, for example, to restart the operation of DC/DC converter 10 after a predetermined amount of time.
  • Negative current source 72 is electrically connected intermediate system control 40 and virtual ground circuit node 30 .
  • Load current I L becomes negative under certain operating conditions, such as, for example, when load current I L has a low average value and the sawtooth waveform created due to the switching of voltage across inductor 24 dips to a negative value.
  • the voltage at the drain of low side FET 12 is positive.
  • the positive voltage on the drain of low side FET 12 results in the sourcing of current through resistor 26 and into virtual ground circuit node 30 , thereby driving virtual ground circuit node 30 to a positive potential.
  • Negative current source 72 sources I PULL DOWN into virtual ground circuit node 30 in response to signal 40 N , and thereby maintains virtual ground node 30 at ground potential under the conditions when I L is negative.
  • virtual ground amplifier 46 , variable impedance component 36 and sample and hold circuit 38 are not required to operate in a bi-directional manner (i.e., they source current in one direction only) and the need to include a negative voltage supply in DC/DC converter 10 is eliminated.
  • negative current source 72 includes switches 80 , 82 and 84 .
  • switches 80 , 82 and 84 are, for example, MOS transistors.
  • Current source 86 is a pull down current source, such as, for example, an NMOS mirror, and is electrically connected intermediate ground and node 90 .
  • Switch 80 is electrically connected intermediate node 90 and voltage supply 88 , and selectively connects node 90 to voltage supply 88 .
  • Capacitor 92 is electrically interconnected between node 90 and node 94 .
  • Each of switch 82 and 84 have a first side electrically connected to node 94 .
  • switch 82 is electrically connected to ground, while the other side of switch 84 is electrically connected to virtual ground circuit node 30 .
  • Switches 80 and 82 are closed and switch 84 is open when the reverse current sourced by current source 86 is not required to maintain virtual ground circuit node 30 at ground potential, such as, for example, when low side FET 12 is off.
  • the supply voltage of voltage supply 88 is thus stored across capacitor 92 , with node 90 having a positive potential and node 94 having a negative potential.
  • switches 80 and 82 are each opened and switch 84 is closed.
  • I PULL DOWN flows into virtual ground node 30 in the same direction as normal forward current induced by the voltage drop on low side FET 12 .
  • the addition of current I PULL DOWN maintains virtual ground circuit node 30 at ground potential, and is optionally subtracted out later so as not to affect subsequent circuit operation, such as, for example, the current limit trip point.
  • the sequence of operation of DC/DC converter 10 is as follows.
  • Sawtooth generator 60 receives sync pulse 66 from system control circuit 40 .
  • SR latch 62 also receives sync pulse 66 .
  • Sync pulse resets both the sawtooth waveform and output 62 a of SR latch 62 to low levels.
  • SR latch 62 is configured to reset output 62 a based upon sync pulse 66 , regardless of the condition or state of the output of comparator 58 .
  • output 62 a of SR latch 62 will be low during a high level of sync pulse 66 .
  • sync pulse 66 resets the sawtooth waveform generated by sawtooth generator 60 to a low level, and resets output 62 a of SR latch 62 .
  • DC/DC converter 10 is configured such that, for example, when output 62 a of SR latch 62 is low, high side FET 14 is off and low side FET 12 is on.
  • the resetting of output 62 a of SR latch 62 by sync pulse 66 turns on low side FET 12 .
  • RDS ON of low side FET 12 is measured.
  • the sawtooth waveform begins to slope downward (i.e. has a negative slope).
  • FIG. 3a the condition of DC/DC converter 10 having an output voltage V OUT that is lower than the desired or target level is illustrated.
  • the voltage across load 32 is lower than desired.
  • This condition results in output 46 c of error amplifier 46 having a high level relative to the sawtooth waveform.
  • the leading, or positively sloped, edge of the sawtooth waveform crosses above the output level of output 46 c of error amplifier 46 , thereby sending output 58 c of comparator 58 low.
  • This particular transition in output 58 c does not affect output 62 a of SR latch 62 since sync pulse 66 is still active, and thus output 62 a remains reset or low.
  • the trailing, or negatively sloped, edge of the sawtooth waveform crosses below the output level of output 46 c of error amplifier 46 , thereby sending output 58 c of comparator 58 high.
  • This transition in output 58 c to a high level sets output 62 a of SR latch 62 high thereby turning high side FET 14 on and turning off low side FET 12 .
  • the high level of output 46 c relative to the sawtooth waveform results in the sawtooth waveform dropping below the level of output 46 c (at point 310 a) relatively early in the period of the sawtooth waveform.
  • points 300 a and 310 a are relatively close in time, and, therefore, the period of time during which low side FET 12 is off is correspondingly brief. Conversely, the period of time during which high side FET 14 is on and sourcing current is relatively long. Thus, high side FET 14 is on for a relatively long period of time and sources a greater amount of current to load 32 when V OUT is less than the desired output voltage.
  • FIG. 3b the condition of DC/DC converter 10 having an output voltage that is higher than the desired or target voltage level is shown.
  • the voltage across load 32 is greater than desired.
  • the output of error amplifier 46 is therefore low relative to the sawtooth waveform.
  • the leading, or positively sloped, edge of the sawtooth waveform crosses above the output level of output 46 c of error amplifier 46 , thereby sending output 58 c of comparator 58 low.
  • Output 62 a of SR latch 62 has previously been reset by sync pulse 66 .
  • the trailing, or negatively sloped, edge of the sawtooth waveform crosses below the output level of output 46 c of error amplifier 46 , thereby sending output 58 c of comparator 58 high.
  • This transition in output 58 c to a high level sets output 62 a of SR latch 62 high thereby turning high side FET 14 on and turning off low side FET 12 .
  • the low level of output 46 c relative to the sawtooth waveform results in the sawtooth waveform dropping below the level of output 46 c (at point 310 b) relatively late in the period of the sawtooth waveform.
  • points 300 a and 310 a are separated by a substantially greater amount of time relative to the situation illustrated in FIG.
  • the period of time during which low side FET 12 is on is of a correspondingly longer duration.
  • the period of time during which high side FET 14 is on and sourcing current is relatively brief. Therefore high side FET 14 sources a lesser amount of current to load 32 when V OUT is greater than the desired output voltage.
  • output 62 a of SR latch 62 goes low based upon sync pulse 66 rather than dependent upon the relative value of the voltage across load 32 .
  • Output 62 a of SR latch 62 remains low at least during the duration of sync pulse 66 .
  • load current I L flows from ground through the source to the drain of low side FET 12 when low side PET 12 is in the on condition.
  • This direction of current flow through low side FET 12 develops a negative voltage on the drain of low side FET 12 .
  • the magnitude of this negative voltage is the product of I L and the RDS ON of low side FET 12 .
  • the source of low side FET 12 is electrically connected to ground.
  • low side FET 12 can be alternately configured, such as, for example, having its source tied through a resistor to ground, and electrically connecting sensing resistor 26 to the source of low side FET 12 .
  • the net effect is the same, and the virtual ground amplifier continues to drive virtual ground node 30 to virtual ground.
  • current from Sample and Hold circuit 38 is still representative of load current I L except the load-current-induced voltage drop across the added sense resistor is measured rather than the voltage drop across RDS ON of low side FET 12 .
  • This alternative embodiment is best shown in FIG. 6 .
  • reference voltage supply 48 is described as a fixed voltage supply. However, it is to be understood that reference voltage supply 48 can be alternatively configured, such as, for example, as a bandgap or other fixed voltage source, or may be configured as a Digital to Analog converter or other variable voltage source.
  • FET 36 is configured as an FET. However, it is to be understood that FET 36 can be alternately configured, such as, for example, an NPN transistor, with Base substituted for Gate, Emitter for Source, and Collector of Drain.
  • virtual ground amplifier 34 is configured for continuous operation. However, it is to be understood that virtual ground amplifier 34 can be alternately configured, such as, for example, an auto-zeroed amplifier or other non-continuously operating amplifier, as it is needed only when low side FET 12 is in the on state.
  • DC/DC converter 10 is configured such that a high-level signal at output 62 a of SR latch 62 turns low side FET 12 off and turns on high side FET 14 .
  • DC/DC converter 10 can be alternately configured such that the operational polarity of FET 12 and FET 14 is reversed.
  • system control circuit 40 is configured to restart the operation of DC/DC converter 10 after a predetermined amount of time following the detection of an overcurrent condition.
  • system control circuit 40 may be alternately configured, such as, for example, to issue a visual or audible warning signal or to completely shut down DC/DC converter 10 .
  • DC/DC converter 10 is configured with inductor 24 , load capacitor 28 and load 32 connected to node 16 .
  • DC/DC converter 10 can be alternately configured, such as, for example, without inductor 24 , load capacitor 28 and load 32 such that a user, designer, or manufacturer can choose and customize circuitry attached to node 16 of DC/DC converter 10 .

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Electromagnetism (AREA)
  • General Physics & Mathematics (AREA)
  • Radar, Positioning & Navigation (AREA)
  • Automation & Control Theory (AREA)
  • Dc-Dc Converters (AREA)
  • Amplifiers (AREA)

Abstract

A DC to DC buck pulse width modulator converter circuit includes an input, a high side output and a low side output. A high side switch is electrically connected between a common output node and a voltage supply, and controls a flow of current therethrough dependent upon the high side output. A low side switch is electrically connected between the common output node and ground, and controls a flow of current therethrough dependent upon the low side output. A virtual ground amplifier includes a second input electrically connected to ground. A current feedback resistor is electrically connected intermediate the common output node and a first input of the virtual ground amplifier. A variable impedance component is electrically connected to an output of the virtual ground amplifier and to the first input of the virtual ground amplifier. The impedance of the variable impedance component is varied dependent upon the output of the virtual ground amplifier. A sample and hold circuit is electrically connected intermediate the input of the pulse width modulator converter circuit and the variable impedance component. The sample and hold circuit sources a virtual ground current through the variable impedance component, and samples the virtual ground current.

Description

CROSS REFERENCE TO RELATED APPLICATIONS
This application claims the benefit of U.S. Provisional Patent Application Ser. No. 60/151,826, filed Sep. 1, 1999.
Notice: More than one reissue application has been filed for the reissue of U.S. Pat. No. 6,246,220. The reissue applications are reissue application Ser. No. 10/044,506 (the grandparent reissue); reissue application Ser. No. 10/282,753 filed Oct. 29, 2002 (the parent, continuation reissue now U.S. Pat. No. RE. 38,940); and reissue application number (unassigned) (the present, continuation reissue application). All three reissue applications are reissues of the same U.S. Pat. No. 6,246,220.
This continuation reissue application claims the benefit of U.S. Provisional Application Serial No. 60/151,826, filed on Sep. 1, 1999.
FIELD OF THE INVENTION
A synchronous buck DC to DC converter typically employs a pair of switches arranged to connect one end of an inductor to either an input supply voltage or to ground. The second end of the inductor is attached to a load. It is well known to use field effect transistors (FET's) as these switches. Load current flows from the supply through the upper FET and the inductor while that FET is on, and from ground through the lower FET and the inductor while that FET is on.
It is desirable to sense the value of the load current to perform various functions such as, for example, to deliberately decrease the output voltage as load current increases (i.e., output voltage “droop”), to provide for current limiting or over-current trip to protect the load and the converter components, and in order to balance the output current being sourced by each channel in a multi-channel or multi-phase converter. The load current can be sensed through determining the DC resistance of the inductor and sensing the voltage drop across that DC resistance, or by sensing the voltage drop across an added series sense resistor. The load current can also be detected by sensing the voltage drop caused by the load current flowing through the upper FET switch. However, each of these methods has their disadvantages. Sensing the load current by using the DC resistance of the inductor requires adding an R-C filter across the inductor to remove the AC component of the current. Thus, additional components are required and extra cost incurred. Adding a series sense resistor also requires an extra component, increases cost, and reduces system efficiency. Furthermore, sensing the voltage drop across the drain-to-source resistance of the upper FET when it is conducting has often proven to be impractical, since the “on” time of that switch is typically very short.
Therefore, what is needed in the art is a DC/DC converter with improved current sensing. Furthermore, what is needed in the art is an apparatus and method which enables the sensing of load current in a DC/DC converter by sensing the voltage drop across the drain-to-source resistance of a switching FET.
Moreover, what is needed in the art is an apparatus and method which enables sensing and detection of overcurrent in a DC/DC converter.
SUMMARY OF THE INVENTION
The present invention provides a power supply with improved current sensing.
The invention comprises, in one form thereof, a DC to DC buck pulse width modulator converter circuit having an input, a high side output and a low side output. A high side switch is electrically connected between a common output node and a voltage supply, and controls a flow of current therethrough dependent upon the high side output. A low side switch is electrically connected between the common output node and ground, and controls a flow of current therethrough dependent upon the low side output. A virtual ground amplifier includes a second input electrically connected to ground. A current feedback resistor is electrically connected intermediate the common output node and a first input of the virtual ground amplifier. A variable impedance component is electrically connected to an output of the virtual ground amplifier and to the first input of the virtual ground amplifier. The impedance of the variable impedance component is varied dependent upon the output of the virtual ground amplifier. A sample and hold circuit is electrically connected intermediate the input of the pulse width modulator converter circuit and the variable impedance component. The sample and hold circuit sources a virtual ground current through the variable impedance component, and samples the virtual ground current.
An advantage of the DC/DC converter or the present invention is that it provides an improved method and apparatus to measure the voltage drop across the drain-to-source resistance of a FET having a very brief “on” time.
Another advantage of the DC/DC converter of the present invention is that the amount of droop in the output voltage in response to a change in load current is easily manipulated and scaled by selecting an appropriate value for the voltage feedback resistor.
Yet another advantage of the DC/DC converter of the present invention is that the sensitivity or magnitude of the current limiting or trip is easily manipulated or scaled by selecting an appropriate value for the voltage feedback resistor.
A still further advantage of the DC/DC converter of the present invention is that a broad range of load current and component values is accommodated by selecting an appropriate value for the current feedback resistor.
BRIEF DESCRIPTION OF THE DRAWINGS
The above-mentioned and other features and advantages of this invention, and the manner of attaining them, will become apparent and be better understood by reference to the following description of embodiments of the invention in conjunction with the accompanying drawings, wherein:
FIG. 1 is a high-level schematic and functional diagram of one embodiment of the DC/DC converter of the present invention;
FIG. 2 is a detailed schematic and functional diagram of the DC/DC converter of FIG. 1;
FIGS. 3a and 3b are timing diagrams illustrating the operation of the DC/DC converter of FIG. 2;
FIG. 4 is a diagram of a node voltage versus load current of the DC/DC converter of FIG. 2;
FIG. 5 is a schematic of a negative current source for use with the DC/DC converter of FIG. 2; and
FIG. 6 is a detailed schematic of a second embodiment of a DC/DC converter of the present invention.
Corresponding reference characters indicate corresponding parts throughout the several views. The exemplifications set out herein illustrate one preferred embodiment of the invention, in one form, and such exemplifications are not to be construed as limiting the scope of the invention in any manner.
DETAILED DESCRIPTION OF THE DRAWINGS
Referring now to the drawings, and particularly to FIG. 1, there is shown one embodiment of a DC/DC converter of the present invention. DC/DC converter 10 includes low side field effect transistor (FET) 12 and high side FET 14. The drain of low side FET 12 is electrically connected to the source of high side FET 14 at common output node 16. The drain of high side FET 14 is connected to power supply 18. The source of low side FET 12 is electrically connected to ground. Each gate terminal of low side FET 12 and high side FET 14 is electrically connected to a respective output (not referenced) of buck converter circuit 20. Inductor 24 and current feedback resistor 26 are each electrically connected to common output node 16, and thus to the drain of FET 12 and source of FET 14. More particularly, inductor 24 is electrically connected between common output node 16 and load reservoir capacitor 28, and current feedback resistor 26 is electrically interconnected between common output node 16 and virtual ground circuit node 30. A load 32, schematically represented as a resistor, is electrically connected in parallel with load reservoir capacitor 28.
Virtual ground amplifier 34 has its inverting input 34a electrically connected to virtual ground circuit node 30 and its non-inverting input 34b connected to ground. Output 34c of virtual ground amplifier 34 is electrically connected to and drives the gate of FET 36. The source of FET 36 is electrically connected to virtual ground circuit node 30. The drain of FET 36 is electrically connected to sample and hold circuit 38. Thus, as will be apparent to one skilled in the art, virtual ground amplifier 34 and FET 36 are configured to continuously drive virtual ground circuit node 30 toward ground potential. With virtual ground circuit node 30 being continuously driven towards ground potential, the end of current feedback resistor 26 that is connected to circuit node 30 will be at ground potential and the end connected to common output node 16 will have a negative voltage. This negative voltage at the end of current feedback resistor 26 that is connected to common output node 16 will be equal to the product of output current IOUT and the on-state resistance that exists between the drain and source (RDSON) of low side FET 12. Current ISENSE flows through current feedback resistor 26 and has a magnitude determined by the ratio of RDSON of low side FET 12 to the value of current feedback resistor 26. Thus, ISENSE is the product of output current IOUT and the ratio of RDSON of low side FET 12 to current feedback resistor 26, and as such is representative of output current IOUT. Load current IL is the current flowing through inductor 24 and is substantially equal to output current IOUT minus ISENSE. Typically, since the ratio of RDSON to the value of current feedback resistor 26 is relatively small, ISENSE is substantially smaller than output current IOUT. Therefore, output current IOUT and load current IL will be of substantially similar magnitudes and thus ISENSE will also be representative of load current IL.
The value of current feedback resistor 26 is selected to provide a convenient value of current flow for the values of load current IL and/or the value of RDSON of low side FET 12. Thus, the sensitivity or magnitude of, for example, the voltage droop, current limiting or trip, and current balancing incorporated into DC/DC converter 10 is scaled by selecting the value of current feedback resistor 26 relative to the value of RDSON of low side FET 12. Furthermore, the voltage drop across RDSON of low side FET 12, which is usually negative, is accommodated in DC/DC converter 10 without the need for a negative voltage supply.
Referring now to FIG. 2, system control circuit 40 is electrically connected to sample and hold circuit 38. As stated hereinabove, the drain of FET 36 connects to sample and hold circuit 38. The current supplied by the source of FET 36 flows from sample and hold circuit 38 into the drain of FET 36, out the source of FET 36, and into virtual ground circuit node 30. Also flowing into virtual ground circuit node 30, from the opposite direction, is ISENSE which, as stated above, is representative of load current IL. In order to hold virtual ground circuit node 30 at ground potential, virtual ground amplifier 34, via output 34c, adjusts the current flowing through FET 36 and into virtual ground circuit node 30 to be substantially equal to IL SENSE. Since ISENSE is representative of the load current IL, the current flowing through FET 36 and into virtual ground circuit node 30, as controlled by virtual ground amplifier 34 and FET 36, is also representative of load current IL. System control circuit 40 periodically issues control signal 40a to sample and hold circuit 38. Control signal 40a is issued when FET 36 is in the on or conducting condition. In response to control signal 40a, sample and hold circuit 38 samples the current flowing through FET 36 when FET 36 is in the on condition and holds the sampled value. Thus, the sampled value acquired by sample and hold circuit 38 is also representative of load current IL. Sample and hold circuit 38 issues sample signal 38a which is representative of the sampled value of current flowing through FET 36.
DC/DC converter 10 monitors the voltage VOUT across load 32 through voltage feedback resistor 44. Voltage feedback resistor 44 is connected at one end to load 32 and at the other end to inverting input 46a of error amplifier 46. VFB is the voltage across voltage feedback resistor 44. The non-inverting input 46b of error amplifier 46 is electrically connected to reference voltage supply 48, which provides a predetermined voltage that is substantially equal to the desired output voltage of DC/DC converter 10. Error amplifier 46 regulates the voltage at inverting input 46a to be substantially equal to the voltage from reference voltage supply 48. Since the voltage at inverting input 46a is substantially equal to the sum of VOUT and VFB, error amplifier 46 acts to regulate the sum of VOUT and VFB to be substantially equal to the voltage from reference voltage supply 48. Output 46c of error amplifier 46 is electrically connected to compensation circuit node 50. A feedback path between output 46c and inverting input 46a of error amplifier 46 includes compensation resistor 52 and compensation capacitor 54. More particularly, connected to compensation circuit node 50 is one end of compensation capacitor 54 which, in turn, is connected at its other end to compensation resistor 52. Compensation resistor 52, at the end thereof opposite to compensation capacitor 54, is connected to summing node 56. Compensation resistor 52 and capacitor 54 in the voltage feedback path provide system stability and control system response.
Sample signal 38a, which is issued by sample and hold circuit 38 and is representative of load current IL, is also connected to the inverting input of error amplifier 46. There is no other path for direct current at inverting input 46a of error amplifier 46 except through voltage feedback resistor 44. Thus, the voltage across voltage feedback resistor 44, i.e., VFB, is modified by sampling signal 38a. As stated above, error amplifier 46 regulates the voltage at its inverting input 46a, which is equal to the sum of VOUT and VFB, to be substantially equal to the reference voltage supply 48. Thus, for example, as sampling signal 38a increases, VFB increases proportionally and error amplifier 46 reduces VOUT to maintain the voltage at inverting input 46a to be equal to reference voltage supply 48. Since sampling signal 38a is representative of load current IL, VOUT is in effect modulated in an inversely proportional manner relative to load current IL. Thus, as shown in FIG. 4, VOUT is varied or droops dependent at least in part upon load current IL. By selecting the value of feedback resistor 44, the amount of variation or droop in VOUT relative to load current IL is controlled.
Inverting input 58a of comparator 58 is electrically connected to sawtooth generator 60, and receives therefrom a sawtooth waveform having predetermined characteristics. Output 58c of comparator 58 is electrically connected to set-reset (SR) latch 62. Output 62a of SR latch 62 is electrically connected to and buffered by driver 64 which, in turn, drives low side FET 12 and high side FET 14. DC/DC converter 10 is configured, for example, such that a high-level signal at output 62a of SR latch 62 turns low side FET 12 off and turns on high side FET 14. Sawtooth generator 60 receives sync pulse 66 from system control circuit 40. SR latch 62 also receives sync pulse 66.
Error amplifier 46 produces at output 46c a signal that is representative of the actual output voltage VOUT relative to, such as, for example, subtracted from or added to, the voltage of reference voltage supply 48, which represents the desired output voltage of DC/DC converter 10. For example, output 46c of error amplifier 46 produces a signal that is more negative, or increases in a negative direction, as VOUT increases above the voltage of reference voltage supply 48. Conversely, and as a further example, error amplifier 46 produces at output 46c a signal having a decreasingly negative magnitude (i.e., a more positive magnitude) as VOUT decreases below the voltage of reference voltage supply 48. Output 46c of error amplifier 46 is electrically connected to the non-inverting input of comparator 58. Comparator 58 compares the sawtooth waveform electrically connected to its inverting input 58a with output 46c of error amplifier 46 which is electrically connected to its noninverting input 58b. Output 58c of comparator 58 is active, such as, for example, high during the time that the sawtooth waveform generated by sawtooth generator 60 is less positive than output 46c of error amplifier 46.
Referring to FIG. 3a, the condition of output voltage VOUT being less than the desired output voltage, or less than the voltage of reference voltage supply 48, is illustrated. Thus, output 46c of error amplifier 46 is relatively high, thereby placing a relatively high signal at noninverting input 58b of comparator 58. At least a substantial portion of the period of the sawtooth waveform will be less positive than the relatively high-level signal present at noninverting input 58b. Output 58c of comparator 58 is active, such as, for example, high, during that substantial portion of the period for which the sawtooth waveform has a value that is less positive than the relatively high signal present at noninverting input 58b. Thus, the pulse width of output 58c will be relatively wide, or alternatively the active period of output 58c will be relatively long in duration, when VOUT is less than the voltage of reference voltage supply 48.
Conversely, and with particular reference to FIG. 3b, output 46c of error amplifier 46 is relatively low when VOUT is greater than the voltage of reference voltage supply 48. This condition places a relatively low-level signal at noninverting input 58a of comparator 58. A relatively small portion of the period of the sawtooth waveform will be less positive than the relatively low-level signal present at noninverting input 58b. Output 58c of comparator 58 will be active during only that relatively small portion, if any, of the period of the sawtooth waveform (e.g., the lowest points or bottom peaks) which is less positive than the relatively low signal at noninverting input 58b. Thus, the pulse width of output 58c will be relatively narrow, or alternatively the active period of output 58c will be relatively short in duration, when VOUT is greater than the voltage of reference voltage supply 48.
When output 58c is active, output 62a of SR latch 62 is set, such as, for example, high. Conversely, when output 58c is not active, output 62a of SR latch 62 is reset, such as, for example, low. Thus, when the sawtooth waveform is more positive than the voltage level of reference voltage supply 48, output 62a of SR latch 62 is reset, i.e., low. Output 62a of SR latch 62 is set, i.e., high, when the sawtooth waveform drops below the predetermined voltage. Output 62a of SR latch 62 is electrically connected to and buffered by driver 64 which, in turn, drives low side FET 12 and high side FET 14. DC/DC converter 10 is configured such that, for example, a high or set condition on output 62a of SR latch 62 results in driver 64 turning off low side FET 12 and turning on high side FET 14.
Current tripping or over current protection is provided by overcurrent detection circuit 70. Overcurrent detection circuit 70 compares the sample signal 38a to a reference current (not shown) and issues overcurrent signal 70a to system control circuit 40 when sample signal 38a exceeds the reference current. System control 40 responds to overcurrent signal 70a by shutting down DC/DC converter 10. System control 40 is configured, for example, to restart the operation of DC/DC converter 10 after a predetermined amount of time.
Negative current source 72 is electrically connected intermediate system control 40 and virtual ground circuit node 30. Load current IL becomes negative under certain operating conditions, such as, for example, when load current IL has a low average value and the sawtooth waveform created due to the switching of voltage across inductor 24 dips to a negative value. During such operating conditions, i.e., when IL is negative, the voltage at the drain of low side FET 12 is positive. The positive voltage on the drain of low side FET 12 results in the sourcing of current through resistor 26 and into virtual ground circuit node 30, thereby driving virtual ground circuit node 30 to a positive potential. Negative current source 72 sources IPULL DOWN into virtual ground circuit node 30 in response to signal 40 N, and thereby maintains virtual ground node 30 at ground potential under the conditions when IL is negative. Thus, virtual ground amplifier 46, variable impedance component 36 and sample and hold circuit 38 are not required to operate in a bi-directional manner (i.e., they source current in one direction only) and the need to include a negative voltage supply in DC/DC converter 10 is eliminated.
As best shown in FIG. 5, negative current source 72 includes switches 80, 82 and 84. Each of switches 80, 82 and 84 are, for example, MOS transistors. Current source 86 is a pull down current source, such as, for example, an NMOS mirror, and is electrically connected intermediate ground and node 90. Switch 80 is electrically connected intermediate node 90 and voltage supply 88, and selectively connects node 90 to voltage supply 88. Capacitor 92 is electrically interconnected between node 90 and node 94. Each of switch 82 and 84 have a first side electrically connected to node 94. The other side of switch 82 is electrically connected to ground, while the other side of switch 84 is electrically connected to virtual ground circuit node 30. Switches 80 and 82 are closed and switch 84 is open when the reverse current sourced by current source 86 is not required to maintain virtual ground circuit node 30 at ground potential, such as, for example, when low side FET 12 is off. The supply voltage of voltage supply 88 is thus stored across capacitor 92, with node 90 having a positive potential and node 94 having a negative potential. In order to source pull down current from current source 86, switches 80 and 82 are each opened and switch 84 is closed. Thus, IPULL DOWN flows into virtual ground node 30 in the same direction as normal forward current induced by the voltage drop on low side FET 12. The addition of current IPULL DOWN maintains virtual ground circuit node 30 at ground potential, and is optionally subtracted out later so as not to affect subsequent circuit operation, such as, for example, the current limit trip point.
In use, and with continued reference to FIGS. 3a and 3b, the sequence of operation of DC/DC converter 10 is as follows. Sawtooth generator 60 receives sync pulse 66 from system control circuit 40. SR latch 62 also receives sync pulse 66. Sync pulse resets both the sawtooth waveform and output 62a of SR latch 62 to low levels. SR latch 62 is configured to reset output 62a based upon sync pulse 66, regardless of the condition or state of the output of comparator 58. Thus, if the output of comparator 58 is, for example, continuously higher than the sawtooth waveform, output 62a of SR latch 62 will be low during a high level of sync pulse 66. As shown in FIGS. 3a and 3b at points 200a and 200b, respectively, sync pulse 66 resets the sawtooth waveform generated by sawtooth generator 60 to a low level, and resets output 62a of SR latch 62. DC/DC converter 10 is configured such that, for example, when output 62a of SR latch 62 is low, high side FET 14 is off and low side FET 12 is on. Thus, the resetting of output 62a of SR latch 62 by sync pulse 66 turns on low side FET 12. During this time period, i.e., when low side FET 12 is on, RDSON of low side FET 12 is measured. At the trailing edge of sync pulse 66, at points 210a and 210b, respectively, the sawtooth waveform begins to slope downward (i.e. has a negative slope).
Referring now particularly to FIG. 3a, the condition of DC/DC converter 10 having an output voltage VOUT that is lower than the desired or target level is illustrated. Thus, the voltage across load 32 is lower than desired. This condition results in output 46c of error amplifier 46 having a high level relative to the sawtooth waveform. At point 300a, the leading, or positively sloped, edge of the sawtooth waveform crosses above the output level of output 46c of error amplifier 46, thereby sending output 58c of comparator 58 low. This particular transition in output 58c does not affect output 62a of SR latch 62 since sync pulse 66 is still active, and thus output 62a remains reset or low.
At point 310a, the trailing, or negatively sloped, edge of the sawtooth waveform crosses below the output level of output 46c of error amplifier 46, thereby sending output 58c of comparator 58 high. This transition in output 58c to a high level, in turn, sets output 62a of SR latch 62 high thereby turning high side FET 14 on and turning off low side FET 12. The high level of output 46c relative to the sawtooth waveform results in the sawtooth waveform dropping below the level of output 46c (at point 310a) relatively early in the period of the sawtooth waveform. Thus, points 300a and 310a are relatively close in time, and, therefore, the period of time during which low side FET 12 is off is correspondingly brief. Conversely, the period of time during which high side FET 14 is on and sourcing current is relatively long. Thus, high side FET 14 is on for a relatively long period of time and sources a greater amount of current to load 32 when VOUT is less than the desired output voltage.
Referring now FIG. 3b, the condition of DC/DC converter 10 having an output voltage that is higher than the desired or target voltage level is shown. Thus, the voltage across load 32 is greater than desired. The output of error amplifier 46 is therefore low relative to the sawtooth waveform. At point 300b, the leading, or positively sloped, edge of the sawtooth waveform crosses above the output level of output 46c of error amplifier 46, thereby sending output 58c of comparator 58 low. Output 62a of SR latch 62 has previously been reset by sync pulse 66.
At point 310b, the trailing, or negatively sloped, edge of the sawtooth waveform crosses below the output level of output 46c of error amplifier 46, thereby sending output 58c of comparator 58 high. This transition in output 58c to a high level, in turn, sets output 62a of SR latch 62 high thereby turning high side FET 14 on and turning off low side FET 12. The low level of output 46c relative to the sawtooth waveform results in the sawtooth waveform dropping below the level of output 46c (at point 310b) relatively late in the period of the sawtooth waveform. Thus, points 300a and 310a are separated by a substantially greater amount of time relative to the situation illustrated in FIG. 3a (i.e., when output 46c is high relative to the saw tooth waveform and/or when VOUT is less than the target value). Therefore, the period of time during which low side FET 12 is on is of a correspondingly longer duration. Conversely, the period of time during which high side FET 14 is on and sourcing current is relatively brief. Therefore high side FET 14 sources a lesser amount of current to load 32 when VOUT is greater than the desired output voltage.
In both cases, i.e., whether the voltage across load 32 is higher or lower than desired, output 62a of SR latch 62 goes low based upon sync pulse 66 rather than dependent upon the relative value of the voltage across load 32. Output 62a of SR latch 62 remains low at least during the duration of sync pulse 66. When output 62a of SR latch 62 is in the low state, high side FET 14 is in the off condition and low side FET 12 is in the on condition, and the voltage drop across RDSON of low side FET 12 is sampled and held. However, when low side FET 12 is in the on condition the direction of load current IL is toward load 32. Thus, load current IL flows from ground through the source to the drain of low side FET 12 when low side PET 12 is in the on condition. This direction of current flow through low side FET 12 develops a negative voltage on the drain of low side FET 12. The magnitude of this negative voltage is the product of IL and the RDSON of low side FET 12.
In the embodiment shown, the source of low side FET 12 is electrically connected to ground. However, it is to be understood that low side FET 12 can be alternately configured, such as, for example, having its source tied through a resistor to ground, and electrically connecting sensing resistor 26 to the source of low side FET 12. The net effect is the same, and the virtual ground amplifier continues to drive virtual ground node 30 to virtual ground. In this alternative configuration, current from Sample and Hold circuit 38 is still representative of load current IL except the load-current-induced voltage drop across the added sense resistor is measured rather than the voltage drop across RDSON of low side FET 12. This alternative embodiment is best shown in FIG. 6.
In the embodiment shown, reference voltage supply 48 is described as a fixed voltage supply. However, it is to be understood that reference voltage supply 48 can be alternatively configured, such as, for example, as a bandgap or other fixed voltage source, or may be configured as a Digital to Analog converter or other variable voltage source.
In the embodiment shown, FET 36 is configured as an FET. However, it is to be understood that FET 36 can be alternately configured, such as, for example, an NPN transistor, with Base substituted for Gate, Emitter for Source, and Collector of Drain.
In the embodiment shown, virtual ground amplifier 34 is configured for continuous operation. However, it is to be understood that virtual ground amplifier 34 can be alternately configured, such as, for example, an auto-zeroed amplifier or other non-continuously operating amplifier, as it is needed only when low side FET 12 is in the on state.
In the embodiment shown, DC/DC converter 10 is configured such that a high-level signal at output 62a of SR latch 62 turns low side FET 12 off and turns on high side FET 14. However, it is to be understood that DC/DC converter 10 can be alternately configured such that the operational polarity of FET 12 and FET 14 is reversed.
In the embodiment shown, system control circuit 40 is configured to restart the operation of DC/DC converter 10 after a predetermined amount of time following the detection of an overcurrent condition. However, it is to be understood that system control circuit 40 may be alternately configured, such as, for example, to issue a visual or audible warning signal or to completely shut down DC/DC converter 10.
In the embodiment shown, DC/DC converter 10 is configured with inductor 24, load capacitor 28 and load 32 connected to node 16. However, it is to be understood that DC/DC converter 10 can be alternately configured, such as, for example, without inductor 24, load capacitor 28 and load 32 such that a user, designer, or manufacturer can choose and customize circuitry attached to node 16 of DC/DC converter 10.
While this invention has been described as having a preferred design, the present invention can be further modified within the spirit and scope of this disclosure. This application is therefore intended to cover any variations, uses, or adaptations of the present invention using the general principles disclosed herein. Further, this application is intended to cover such departures from the present disclosure as come within the known or customary practice in the art to which this invention pertains and which fall within the limits of the appended claims.

Claims (28)

1. A power supply, comprising:
a DC to DC buck pulse width modulator converter circuit having an input, a high side output and a low side output;
a high side switch electrically connected intermediate a common output node and a voltage supply, said high side switch configured for controlling a flow of current therethrough dependent at least in part upon said high side output;
a low side switch electrically connected intermediate said common output node and ground, said low side switch configured for controlling a flow of current therethrough dependent at least in part upon said low side output;
a virtual ground amplifier having a first input, a second input and an output, said second input electrically connected to ground potential;
a current feedback resistor electrically connected intermediate said common output node and said first input of said virtual ground amplifier;
a variable impedance component electrically connected to said output of said virtual ground amplifier and to said first input of said virtual ground amplifier, said variable impedance component configured to vary in impedance dependent at least in part upon said output of said virtual ground amplifier; and
a sample and hold circuit electrically connected intermediate said DC to DC buck pulse width modulator converter circuit and said variable impedance component, said sample and hold circuit configured to source a virtual ground current through said variable impedance component and to sample and hold said virtual ground current.
2. The power supply of claim 1, further comprising a system control circuit, said system control circuit electrically coupled to said sample and hold circuit, said system control circuit issuing a first control signal, said sample and hold circuit being configured to sample and hold said virtual ground current in response to said first control signal, said sample and hold circuit issuing a sample signal dependent at least in part upon said virtual ground current, said system control circuit selectively activating and deactivating at least one of said high side switch and said low side switch dependent at least in part upon said sample signal.
3. The power supply of claim 2, wherein said system control circuit issues a sync signal, said sync signal resetting at least one of said high side switch and said low side switch.
4. The power supply of claim 2, further comprising an overcurrent detector circuit electrically coupled to said sample and hold circuit and to said system control circuit, said overcurrent detector circuit configured for issuing an overcurrent signal when said sample signal exceeds a predetermined threshold.
5. The power supply of claim 4, wherein said system control circuit is configured for shutting down said DC to DC buck pulse width modulator converter circuit in response to said overcurrent signal.
6. The power supply of claim 5, wherein said system control circuit is configured to restart said DC to DC buck pulse width modulator converter circuit a predetermined period of time after receiving said overcurrent signal.
7. The power supply of claim 2, further comprising a power supply output, a voltage feedback resistor electrically connected intermediate said power supply output and said input of said DC to DC buck pulse width modulator converter circuit.
8. The power supply of claim 7, wherein said system control circuit includes a current mirror, said current mirror sourcing a droop current, said droop current being dependent at least in part upon said virtual ground current, said droop current being electrically coupled to said input of said DC to DC buck pulse width modulator converter circuit to modify a feedback voltage across said voltage feedback resistor and thereby adjust an output voltage of said power supply dependent at least in part upon said droop current.
9. The power supply of claim 1, further comprising a negative current source, said system control circuit issuing a second control signal, said second control signal being electrically coupled to said negative current source, said negative current source sourcing a negative current in response to said second control signal, said negative current flowing into said first input of said virtual ground amplifier to thereby connect said current feedback resistor to ground when current through said current feedback resistor is negative.
10. The power supply of claim 1, wherein said variable impedance component comprises one of a field effect transistor and an NPN-type transistor.
11. The power supply of claim 1 further comprising an inductor having a first end and a second end, said first end electrically connected to said common output node, said second end configured for being electrically connected to a load.
12. A method of sensing an output current in a power supply, said power supply comprising a DC to DC buck pulse width modulator converter circuit having an input, a high side output and a low side output, said method comprising the steps of:
electrically connecting a high side switch intermediate a common output node and a voltage supply, said high side switch configured for controlling a flow of current therethrough dependent at least in part upon said high side output;
a low side switch electrically connected intermediate said common output node and ground, said low side switch configured for controlling a flow of current therethrough dependent at least in part upon said low side output;
directing a sensed current to a virtual ground node, said sensed current comprising a known portion of the output current when said low side switch is in an on condition, said sensed current flowing into said virtual ground node in a first direction;
sourcing a virtual ground current into said virtual ground node, said virtual ground current flowing into said virtual ground node in a second direction, said second direction being opposite to said first direction, said virtual ground current being substantially equal to said sensed current and thereby canceling said sensed current at said virtual ground node; and
sampling and holding a value of said virtual ground current.
13. The method of claim 12, comprising the further step of selectively activating and deactivating at least one of said high side switch and said low side switch dependent at least in part upon said sampling and holding step.
14. The method of claim 12, comprising the further step of selectively activating and deactivating at least one of said high side switch and said low side switch on at least one of a periodic and a random basis.
15. The method of claim 12, comprising the further steps of:
comparing said sampled and held value of said virtual ground current to a predetermined maximum limit; and
shutting down said power supply when said virtual ground current exceeds said predetermined maximum limit.
16. The method of claim 15, comprising the further step of restarting said power supply a predetermined period of time after said shutting down step.
17. The method of claim 12, comprising the further step of adjusting an output voltage of said power supply dependent at least in part upon said sampled and held value of said virtual ground current.
18. A power supply, comprising:
a DC to DC buck pulse width modulator converter circuit having an input, a high side output and a low side output;
a high side switch electrically connected intermediate a common output node and a voltage supply, said high side switch configured for controlling a flow of current therethrough dependent at least in part upon said high side output;
a low side switch electrically connected to said common output node and to ground through a sense resistor, said low side switch configured for controlling a flow of current therethrough dependent at least in part upon said low side output;
a virtual ground amplifier having a first input, a second input and an output, said second input electrically connected to ground potential;
a current feedback resistor electrically connected intermediate said sense resistor and said first input of said virtual ground amplifier;
a variable impedance component electrically connected to said output of said virtual ground amplifier and to said first input of said virtual ground amplifier, said variable impedance component configured to vary in impedance dependent at least in part upon said output of said virtual ground amplifier; and
a sample and hold circuit electrically connected intermediate said DC to DC buck pulse width modulator converter circuit and said variable impedance component, said sample and hold circuit configured to source a virtual ground current through said variable impedance component and to sample and hold said virtual ground current.
19. A control apparatus for a DC/DC converter, comprising:
a converter circuit having an input, a high side output adapted to drive a high side circuit and a low side output adapted to drive a low side circuit;
at least one current sense node that is adapted to receive a current signal when the low side circuit is in an on condition;
an amplifier having at least one input coupled to the at least one current sense node and having an output;
a variable impedance component coupled to the output of the amplifier, the variable impedance component configured to vary in impedance dependent at least in part upon the output of the amplifier; and
a transducer circuit coupled to the converter circuit and the variable impedance component, the transducer circuit configured to generate a signal representative of a current sourced through the variable impendence component.
20. The control apparatus of claim 19, wherein the variable impedance component comprises a transistor with an input coupled to the output of the amplifier.
21. The control apparatus of claim 19, wherein the amplifier has two inputs, the first input coupled to the current sense node and the second input coupled to a reference.
22. The control apparatus of claim 19, wherein the variable impedance component comprises a transistor with a first node coupled to the output of the amplifier, a second node coupled to the current sense node and a third node coupled to the sample and hold circuit.
23. A power supply, comprising:
a converter circuit having an input, a high side output and a low side output;
a high side switch coupled to a common output node, the high side switch configured for controlling a flow of current therethrough dependent at least in part upon the high side output;
a low side switch coupled to the common output node, the low side switch configured for controlling a flow of current therethrough dependent at least in part upon the low side output;
an amplifier having a first input, a second input and an output, the second input coupled to a reference signal;
a current feedback resistor to provide a signal representative of a load current to the first input of the amplifier;
a variable impedance component coupled to the output of the amplifier, the variable impedance component configured to vary in impedance dependent at least in part upon the output of the amplifier; and
a transducer, coupled to the converter circuit and the variable impedance component, the transducer circuit adapted to generate a signal representative of a current sourced through the variable impendence component.
24. The power supply of claim 23, wherein the variable impedance component comprises one of a field effect transistor and a bipolar transistor.
25. The power supply of claim 23, further comprising an inductor having a first end and a second end, the first end coupled to the common output node, the second end configured for being coupled to a load.
26. The power supply of claim 23, wherein the variable impedance component further includes a node that is coupled to the first input of the amplifier.
27. A control apparatus for a DC/DC converter, comprising:
a converter circuit having an input, a high side output adapted to drive a high side switch and a low side output adapted to drive a low side switch;
at least one current sense node that is adapted to receive a current signal, wherein the current signal is representative of a load current of the DC/DC converter;
an amplifier having a first input coupled to the at least one current sense node, a second input coupled to a reference and having an output;
a variable impedance component having a first node coupled to the output of the amplifier, a second node coupled to the at least one current sense node and a third node, the variable impedance component configured to vary in impedance dependent at least in part upon the output of the amplifier; and
a transducer, coupled to the converter circuit and the variable impedance component, the transducer circuit adapted to generate a signal representative of a current sourced through the variable impendence component.
28. A current sense circuit, comprising:
a node coupled to a circuit having a current to be sensed;
an amplifier having an input coupled to the node and having an output;
a variable impedance component, responsive to the output of the amplifier, the variable impedance component providing current to the node based on the output of the amplifier; and
a transducer circuit adapted to generate a signal representative of the current provided to the node through the variable impedance component to thereby provide a measure of the current to be sensed.
US11/337,925 1999-09-01 2006-01-23 Synchronous-rectified DC to DC converter with improved current sensing Expired - Lifetime USRE42532E1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US11/337,925 USRE42532E1 (en) 1999-09-01 2006-01-23 Synchronous-rectified DC to DC converter with improved current sensing

Applications Claiming Priority (5)

Application Number Priority Date Filing Date Title
US15182699P 1999-09-01 1999-09-01
US09/633,316 US6246220B1 (en) 1999-09-01 2000-08-07 Synchronous-rectified DC to DC converter with improved current sensing
US10/044,506 USRE38487E1 (en) 1999-09-01 2002-01-11 Synchronous-rectified DC to DC converter with improved current sensing
US10/282,753 USRE38940E1 (en) 1999-09-01 2002-10-29 Synchronous-rectified DC to DC converter with improved current sensing
US11/337,925 USRE42532E1 (en) 1999-09-01 2006-01-23 Synchronous-rectified DC to DC converter with improved current sensing

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
US09/633,316 Reissue US6246220B1 (en) 1999-09-01 2000-08-07 Synchronous-rectified DC to DC converter with improved current sensing

Publications (1)

Publication Number Publication Date
USRE42532E1 true USRE42532E1 (en) 2011-07-12

Family

ID=22540391

Family Applications (4)

Application Number Title Priority Date Filing Date
US09/633,316 Ceased US6246220B1 (en) 1999-09-01 2000-08-07 Synchronous-rectified DC to DC converter with improved current sensing
US10/044,506 Expired - Lifetime USRE38487E1 (en) 1999-09-01 2002-01-11 Synchronous-rectified DC to DC converter with improved current sensing
US10/282,753 Expired - Lifetime USRE38940E1 (en) 1999-09-01 2002-10-29 Synchronous-rectified DC to DC converter with improved current sensing
US11/337,925 Expired - Lifetime USRE42532E1 (en) 1999-09-01 2006-01-23 Synchronous-rectified DC to DC converter with improved current sensing

Family Applications Before (3)

Application Number Title Priority Date Filing Date
US09/633,316 Ceased US6246220B1 (en) 1999-09-01 2000-08-07 Synchronous-rectified DC to DC converter with improved current sensing
US10/044,506 Expired - Lifetime USRE38487E1 (en) 1999-09-01 2002-01-11 Synchronous-rectified DC to DC converter with improved current sensing
US10/282,753 Expired - Lifetime USRE38940E1 (en) 1999-09-01 2002-10-29 Synchronous-rectified DC to DC converter with improved current sensing

Country Status (4)

Country Link
US (4) US6246220B1 (en)
KR (1) KR100573520B1 (en)
CN (1) CN1201470C (en)
TW (1) TW517441B (en)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20140021929A1 (en) * 2012-07-23 2014-01-23 Richtek Technology Corporation Multi-phase switching regulator and droop circuit therefor
US20150155704A1 (en) * 2013-12-02 2015-06-04 Rohm Co., Ltd. Switching converter, control circuit thereof, ac/dc converter, power adapter and electronic device
US20160190925A1 (en) * 2014-12-25 2016-06-30 Texas Instruments Incorporated Current sense controller for a dc-to-dc converter

Families Citing this family (139)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TW512578B (en) * 2000-03-21 2002-12-01 Int Rectifier Corp Inductor current synthesizer for switching power supplies
US6433525B2 (en) 2000-05-03 2002-08-13 Intersil Americas Inc. Dc to DC converter method and circuitry
US6894911B2 (en) * 2000-06-02 2005-05-17 Iwatt, Inc. Method of driving a power converter by using a power pulse and a sense pulse
US6882552B2 (en) * 2000-06-02 2005-04-19 Iwatt, Inc. Power converter driven by power pulse and sense pulse
US6486645B1 (en) * 2001-06-13 2002-11-26 Sipex Corporation Voltage regulation circuit and related methods having a dynamically determined minimum discharge time
KR100413685B1 (en) * 2001-07-09 2003-12-31 삼성전자주식회사 Apparatus and method for generating control voltage having phase difference
JP5114818B2 (en) * 2001-08-13 2013-01-09 ヤマハ株式会社 Current detection method, current detection circuit and overcurrent protection circuit
US6812677B2 (en) 2001-08-21 2004-11-02 Intersil Americas Inc. Thermally compensated current sensing of intrinsic power converter elements
US6424129B1 (en) 2001-08-21 2002-07-23 Semtech Corporation Method and apparatus for accurately sensing output current in a DC-to-DC voltage converter
US6441597B1 (en) 2001-10-31 2002-08-27 Semtech Corporation Method and apparatus for sensing output inductor current in a DC-to-DC power converter
WO2003041251A1 (en) * 2001-11-05 2003-05-15 Shakti Systems, Inc. Synchronous switched boost and buck converter
US6900995B2 (en) * 2001-11-29 2005-05-31 Iwatt, Inc. PWM power converter controlled by transistion detection of a comparator error signal
US6700365B2 (en) 2001-12-10 2004-03-02 Intersil Americas Inc. Programmable current-sensing circuit providing discrete step temperature compensation for DC-DC converter
US6765372B2 (en) 2001-12-14 2004-07-20 Intersil Americas Inc. Programmable current-sensing circuit providing continuous temperature compensation for DC-DC Converter
US6414470B1 (en) * 2002-01-22 2002-07-02 Richtek Technology Corp. Apparatus and method for balancing channel currents in a multi-phase DC-to-DC converter
DE10392501T5 (en) * 2002-04-03 2006-04-20 International Rectifier Corp., El Segundo Improvements to a synchronous buck converter
TWI220022B (en) * 2002-05-27 2004-08-01 Richtek Technology Corp Current sensing apparatus and method
JP3637904B2 (en) * 2002-07-24 2005-04-13 セイコーエプソン株式会社 Power circuit
JP4265894B2 (en) * 2002-08-22 2009-05-20 富士通マイクロエレクトロニクス株式会社 DC / DC converter control circuit and DC / DC converter
US6696824B1 (en) * 2002-09-05 2004-02-24 Texas Instruments Incorported Reduction of external component count in variable voltage integrated DC/DC converter
TW576007B (en) * 2002-09-20 2004-02-11 Richtek Technology Corp Semi-simulating current sensing apparatus and method for switching mode DC/DC power source converter
US6703893B1 (en) * 2002-11-25 2004-03-09 Intersil Americas Inc. Method of setting bi-directional offset in a PWM controller using a single programming pin
US6977489B2 (en) * 2003-01-10 2005-12-20 Intersil Americas, Inc Multiphase converter controller using single gain resistor
CN100394687C (en) * 2003-01-10 2008-06-11 英特赛尔美国股份有限公司 Multiphase converter controller using single gain resistor
GB0308758D0 (en) * 2003-04-16 2003-05-21 Koninkl Philips Electronics Nv Protected power devices
US7027944B2 (en) * 2003-06-30 2006-04-11 Nupower Semiconductor, Inc. Programmable calibration circuit for power supply current sensing and droop loss compensation
US7019504B2 (en) * 2003-07-08 2006-03-28 Arques Technology Constant ON-time controller for a buck converter
ITMI20031505A1 (en) * 2003-07-22 2005-01-23 St Microelectronics Srl MULTISENSE-ADAPTIVE READING CIRCUIT, IN PARTICULAR FOR DC-DC INTERLEAVED CONVERTERS AND RELATED READING METHOD
CN100431249C (en) * 2003-08-28 2008-11-05 立锜科技股份有限公司 Difference sum dc-dc converter and method thereof
CN100337390C (en) * 2003-08-29 2007-09-12 立锜科技股份有限公司 DC-DC converter with load transient response fast reaction and method thereof
US6933706B2 (en) * 2003-09-15 2005-08-23 Semiconductor Components Industries, Llc Method and circuit for optimizing power efficiency in a DC-DC converter
US7026798B2 (en) * 2003-10-27 2006-04-11 Intersil Americas Inc. Multi-channel driver interface circuit for increasing phase count in a multi-phase DC-DC converter
ATE394728T1 (en) * 2003-12-15 2008-05-15 Dialog Semiconductor Gmbh CURRENT MEASUREMENT CIRCUIT FOR DC TO DC DOWN CONVERTER
TWI254505B (en) * 2003-12-26 2006-05-01 Richtek Techohnology Corp Time-sharing current sensing circuit applied in a multi-phase converter
KR20060123562A (en) * 2004-02-17 2006-12-01 에이저 시스템즈 인크 Versatile and intelligent power controller
US7466116B2 (en) * 2004-04-12 2008-12-16 Renesas Technology America, Inc. Current sensing circuit for a multi-phase DC-DC converter
EP1587208A1 (en) * 2004-04-14 2005-10-19 Infineon Technologies AG Buck converter with low loss current measurement
US7372238B1 (en) * 2004-04-29 2008-05-13 National Semiconductor Corporation Apparatus and method for step-down switching voltage regulation
US7045993B1 (en) * 2004-04-29 2006-05-16 National Semiconductor Corporation Apparatus and method for step-down switching voltage regulation
DE102004021437B4 (en) * 2004-04-30 2007-08-23 Texas Instruments Deutschland Gmbh DC high frequency boost converter
GB0413494D0 (en) * 2004-06-16 2004-07-21 Elantec Semiconductor Inc Non-Leb restricted DC-DC converter
TWI235541B (en) * 2004-06-25 2005-07-01 Anpec Electronics Corp Current detection circuit and method for use in DC-to-DC converter
US7091708B2 (en) * 2004-07-15 2006-08-15 Intersil Americas Inc. Apparatus and method for fixed-frequency control in a switching power supply
DE602004006623T2 (en) 2004-08-27 2008-01-17 Infineon Technologies Ag Control circuit for current mode downconverters
US7141955B1 (en) * 2004-09-24 2006-11-28 National Semiconductor Corporation Apparatus and method for monitoring current for a high-side switch
US7135841B1 (en) * 2004-11-10 2006-11-14 National Semiconductor Corporation Emulated inductor current automatic correction without knowledge of actual inductor current ramp for emulated peak control mode PWM
US7200014B1 (en) * 2004-11-22 2007-04-03 Linear Technology Corporation System and method for transferring duty cycle information in an isolated DC/DC converter or other circuit
CN101065706B (en) 2004-11-22 2011-01-19 古河Sky株式会社 Movable mechanism
KR100678945B1 (en) * 2004-12-03 2007-02-07 삼성전자주식회사 Apparatus and method for processing input information of touchpad
TWI253802B (en) * 2004-12-09 2006-04-21 Quanta Comp Inc Buck converter
KR100597415B1 (en) 2004-12-16 2006-07-05 삼성전자주식회사 Synchronous buck DC/DC converter to perform the switching operation by adjusting variable resistor
TWI281305B (en) * 2005-02-03 2007-05-11 Richtek Techohnology Corp Dual input voltage converter and its control method
US7554309B2 (en) * 2005-05-18 2009-06-30 Texas Instruments Incorporated Circuits, devices and methods for regulator minimum load control
US7514966B2 (en) * 2005-06-02 2009-04-07 Via Technologies, Inc. Fast, low offset ground sensing comparator
JP4691404B2 (en) * 2005-06-24 2011-06-01 三洋電機株式会社 Switching control circuit, self-excited DC-DC converter
US7504816B2 (en) * 2005-09-28 2009-03-17 Intersil Americas Inc. Circuit for multiplexing digital and analog information via single pin of driver for switched MOSFETs of DC-DC converter
JP4640984B2 (en) * 2005-12-07 2011-03-02 富士通セミコンダクター株式会社 Control circuit and control method for DC-DC converter
JP4731309B2 (en) * 2005-12-20 2011-07-20 富士通セミコンダクター株式会社 DC-DC converter control circuit and DC-DC converter control method
JP2007212441A (en) * 2006-01-12 2007-08-23 Nissan Motor Co Ltd Voltage detecting apparatus
EP1863157A1 (en) * 2006-05-31 2007-12-05 STMicroelectronics S.r.l. Controller for DC-DC converters with by-pass compensation also for multi-phase applications
US9705325B2 (en) * 2006-06-01 2017-07-11 Linear Technology Corporation Controlling switching circuits to balance power or current drawn from multiple power supply inputs
TWI325207B (en) * 2006-06-06 2010-05-21 Realtek Semiconductor Corp Switching regulator with over current protection and method thereof
US20080054971A1 (en) * 2006-07-06 2008-03-06 Wenkai Wu Pulse width modulation control circuit
TWI330354B (en) * 2006-07-07 2010-09-11 Chimei Innolux Corp Pulse light-adjusting circuit
CN100438288C (en) * 2006-09-27 2008-11-26 周常柱 Method for raizing drive circuit reliability and large power drive circuit
US7746042B2 (en) * 2006-10-05 2010-06-29 Advanced Analogic Technologies, Inc. Low-noise DC/DC converter with controlled diode conduction
KR100860526B1 (en) * 2006-12-29 2008-09-26 엘에스산전 주식회사 Protection apparatus for bi-directional dc/dc converter
JP2008178226A (en) * 2007-01-18 2008-07-31 Fujitsu Ltd Power supply device and method of supplying power voltage to load device
US7586367B2 (en) * 2007-04-25 2009-09-08 Freescale Semiconductor, Inc. Current sensor device
US7936160B1 (en) 2007-04-25 2011-05-03 National Semiconductor Corporation Apparatus and method for valley emulated current mode control
KR100935440B1 (en) * 2007-05-09 2010-01-06 삼성전자주식회사 PWM data processing apparatus for reducing current consumption by controlling data offset, and Method thereof
KR20080102812A (en) * 2007-05-22 2008-11-26 삼성전자주식회사 Signal converting apparatus and signal converting method
US7688057B2 (en) * 2007-07-10 2010-03-30 Rosemount Inc. Noise diagnosis of operating conditions for an electromagnetic flowmeter
US7906948B2 (en) * 2007-07-23 2011-03-15 Intersil Americas Inc. Threshold voltage monitoring and control in synchronous power converters
US7868597B2 (en) * 2007-07-23 2011-01-11 Intersil Americas Inc. Dead-time transition adjustments for synchronous power converters
ITTO20070567A1 (en) * 2007-07-31 2009-02-01 St Microelectronics Srl DC-DC CONVERTER WITH PROTECTION CIRCUIT FROM OVERLOAD AND CURRENT METHOD
US8729881B2 (en) * 2007-09-25 2014-05-20 Alpha & Omega Semiconductor Ltd Voltage/current control apparatus and method
JP5256713B2 (en) * 2007-11-29 2013-08-07 セイコーエプソン株式会社 Capacitive load driving circuit, liquid ejecting apparatus, and printing apparatus
TWI363946B (en) * 2007-11-30 2012-05-11 Upi Semiconductor Corp Power supplies, power supply controllers, and power supply controlling methods
CN101546957B (en) * 2008-03-24 2012-07-25 凹凸电子（武汉）有限公司 DC to DC converter having controller and control method thereof
US9059632B2 (en) * 2008-03-24 2015-06-16 O2Micro, Inc. Controllers for DC to DC converters
US7928713B2 (en) * 2008-03-28 2011-04-19 Monolithic Power Systems, Inc. Method and apparatus for synchronous buck with active negative current modulation
US8120342B1 (en) * 2008-05-06 2012-02-21 Volterra Semiconductor Corporation Current report in current mode switching regulation
JP5109795B2 (en) * 2008-05-13 2012-12-26 ミツミ電機株式会社 Voltage detection circuit and switching power supply
US7994766B2 (en) * 2008-05-30 2011-08-09 Freescale Semiconductor, Inc. Differential current sensor device and method
US8008902B2 (en) * 2008-06-25 2011-08-30 Cirrus Logic, Inc. Hysteretic buck converter having dynamic thresholds
US8269474B2 (en) * 2008-07-23 2012-09-18 Intersil Americas Inc System and method for reducing voltage overshoot during load release within a buck regulator
US8188721B2 (en) * 2008-08-05 2012-05-29 Intersil Americas Inc. Active pulse positioning modulator
US8406019B2 (en) * 2008-09-15 2013-03-26 General Electric Company Reactive power compensation in solar power system
JP5399734B2 (en) * 2008-09-30 2014-01-29 スパンション エルエルシー OUTPUT VOLTAGE CONTROL DEVICE, OUTPUT VOLTAGE CONTROL METHOD, AND ELECTRONIC DEVICE
TWI385887B (en) * 2009-07-13 2013-02-11 Asus Technology Pte Ltd Over current protecting apparatus and method applied to dc-dc converter
US8154334B2 (en) * 2009-07-21 2012-04-10 Intersil America Inc. System and method for pre-charging a bootstrap capacitor in a switching regulator with high pre-bias voltage
US8018209B2 (en) * 2009-09-24 2011-09-13 Anpec Electronics Corporation Switching regulator for fixing frequency
US8183848B2 (en) * 2010-01-21 2012-05-22 Anpec Electronics Corporation Switching regulator and constant frequency compensating circuit for fixing operating frequency
US9088208B2 (en) * 2010-01-27 2015-07-21 Intersil Americas LLC System and method for high precision current sensing
KR101105681B1 (en) * 2010-06-25 2012-01-18 (주)실리콘인사이드 The Control Circuit for Currnet Progammed Control Swiching Mode DC-DC Converter
EP2614588A1 (en) * 2010-09-10 2013-07-17 ST-Ericsson SA Controlled switch
CN102478606A (en) * 2010-11-26 2012-05-30 鸿富锦精密工业（深圳）有限公司 Overcurrent protection resistance detection circuit for voltage-reduction transfer circuit
CN102780397A (en) * 2011-05-10 2012-11-14 鸿富锦精密工业（深圳）有限公司 Buck converter circuit
TWI465011B (en) * 2011-06-02 2014-12-11 Richtek Technology Corp Control circuit and method for a pwm voltage regulator
DE102011108738B3 (en) * 2011-07-28 2012-12-06 Texas Instruments Deutschland Gmbh Load current sensing circuit for sensing load current of direct current converter, has simulation stage forming resistor proportional to time-averaged resistor, and measurement circuit measuring current flowing through resistor with voltage
TW201310877A (en) * 2011-08-16 2013-03-01 Wistron Corp Power supply device and method thereof
US9502980B2 (en) * 2011-12-27 2016-11-22 Infineon Technologies Americas Corp. Circuit and method for producing an average output inductor current indicator
US9035624B1 (en) * 2011-12-27 2015-05-19 International Rectifier Corporation Power supply circuitry and current measurement
US20130176004A1 (en) * 2012-01-10 2013-07-11 Monolithic Power Systems, Inc. Switching mode power supply
TW201340078A (en) * 2012-03-22 2013-10-01 Richtek Technology Corp Voltage conversion circuit and method for improving efficiency of a driver
TWI470918B (en) * 2012-12-17 2015-01-21 Upi Semiconductor Corp Dc-dc converter, time generating circuit, and operating method thereof
US9389617B2 (en) * 2013-02-19 2016-07-12 Nvidia Corporation Pulsed current sensing
TWI487263B (en) * 2013-03-01 2015-06-01 Himax Analogic Inc Ac/dc buck converter
TWI535136B (en) * 2013-04-22 2016-05-21 立錡科技股份有限公司 Protection device and calibration method thereof
CN103208909B (en) * 2013-04-25 2015-05-27 国家电网公司 Pulse-width modulation (PWM) wave generation circuit for controlling on-off of insulated gate bipolar transistor (IGBT)
US9146572B2 (en) * 2013-05-30 2015-09-29 Infineon Technologies Ag Apparatus providing an output voltage
TWI493821B (en) * 2013-06-03 2015-07-21 Himax Tech Ltd Operational circuit having over-current protection mechanism
CN104578783B (en) * 2013-10-15 2017-08-25 台达电子企业管理（上海）有限公司 Converter and the method for controlling the converter
TWI514741B (en) * 2014-01-27 2015-12-21 Leadtrend Tech Corp Synchronous rectification control method and synchronous rectification controller capable of providing a programmable dead time
DE102014017308B4 (en) 2014-03-07 2021-01-28 Elmos Semiconductor Se Down-converting LED driver with a mean value-based control concept for use in vehicles with a minimum switch-off period
DE102014003405B4 (en) * 2014-03-07 2021-10-21 Elmos Semiconductor Se Down-converting LED driver with a mean-value-based control concept for use in vehicles
CN104953837B (en) * 2014-03-31 2018-05-08 台达电子企业管理（上海）有限公司 Control device and control method and Switching Power Supply for power inverter
TWI519049B (en) * 2014-04-07 2016-01-21 茂達電子股份有限公司 Over-current protection circuit and pulse width modulator having the same
US9762121B2 (en) * 2014-05-14 2017-09-12 Cirel Systems Private Limited Accurate zero current detector circuit in switching regulators
US9513318B2 (en) * 2014-05-29 2016-12-06 Infineon Technologies Ag Current or voltage sensing
US9391518B2 (en) * 2014-06-11 2016-07-12 Semiconductor Components Industries, Llc Current sensing circuit for switching power converters
US9991792B2 (en) 2014-08-27 2018-06-05 Intersil Americas LLC Current sensing with RDSON correction
US20160099643A1 (en) * 2014-10-06 2016-04-07 Texas Instruments Incorporated Configurable Power Supply Circuit with External Resistance Detection
US9461543B2 (en) 2014-12-01 2016-10-04 Endura Technologies LLC DC-DC converter with digital current sensing
US10587193B2 (en) * 2015-04-20 2020-03-10 Vitesco Technologies USA, LLC. Synchronous buck regulator with short circuit to voltage source protection
US10193442B2 (en) 2016-02-09 2019-01-29 Faraday Semi, LLC Chip embedded power converters
US10211736B2 (en) * 2017-01-23 2019-02-19 Lg Chem, Ltd. Power supply system and detection system for determining an unbalanced current condition and an overcurrent condition in a DC-DC voltage converter
CN109842297B (en) * 2017-02-15 2021-10-15 华为技术有限公司 Output voltage adjusting device and method
JP6962379B2 (en) * 2017-09-22 2021-11-05 株式会社村田製作所 Power storage device
TWI798200B (en) * 2018-02-02 2023-04-11 力智電子股份有限公司 Dc-dc converting controller
US10615693B2 (en) * 2018-06-29 2020-04-07 Texas Instruments Incorporated DC-to-DC voltage converters with controllers to switch on a low-side FET for a time interval before switching on a high-side FET
US10504848B1 (en) 2019-02-19 2019-12-10 Faraday Semi, Inc. Chip embedded integrated voltage regulator
WO2020214857A1 (en) 2019-04-17 2020-10-22 Faraday Semi, Inc. Electrical devices and methods of manufacture
US11063516B1 (en) 2020-07-29 2021-07-13 Faraday Semi, Inc. Power converters with bootstrap
TWI740676B (en) * 2020-10-12 2021-09-21 財團法人工業技術研究院 Pulse-width modulation signal observation circuit and hardware-in-the-loop simulation device having the same
TWI772032B (en) * 2021-05-21 2022-07-21 茂達電子股份有限公司 Power converter with negative current detection mechanism
US11990839B2 (en) 2022-06-21 2024-05-21 Faraday Semi, Inc. Power converters with large duty cycles
CN117519396B (en) * 2023-12-27 2024-03-22 中国科学院合肥物质科学研究院 Load self-adaptive high-efficiency pulse constant current source and control method

Citations (19)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4536700A (en) 1984-03-28 1985-08-20 United Technologies Corporation Boost feedforward pulse width modulation regulator
US5134355A (en) 1990-12-31 1992-07-28 Texas Instruments Incorporated Power factor correction control for switch-mode power converters
US5192906A (en) 1989-03-08 1993-03-09 Ant Nachrichtentechnik Gmbh Switching regulator with current limiting shutdown
US5447132A (en) 1993-05-24 1995-09-05 Kabushiki Kaisha Komatsu Seisakusho Control system for multiple engines
US5513089A (en) 1993-06-18 1996-04-30 Hiyoshi Electric Works Co., Ltd. Switching power source control circuit for controlling a variable output to be a target value by thinning-out switching pulses
US5514947A (en) 1995-01-31 1996-05-07 National Semiconductor Corporation Phase lead compensation circuit for an integrated switching regulator
US5734259A (en) 1995-09-29 1998-03-31 Cherry Semiconductor Corporation Balanced delta current method for current control in a hysteretic power supply
US5838147A (en) 1994-11-28 1998-11-17 Sharp Kabushiki Kaisha IC wherein a chopper-type buck regulator PNP switch supplies base current to the load
US5877611A (en) 1996-10-09 1999-03-02 Lucent Technologies Inc. Simple and efficient switching regulator for fast transient loads such as microprocessors
US5912552A (en) 1997-02-12 1999-06-15 Kabushiki Kaisha Toyoda Jidoshokki Seisakusho DC to DC converter with high efficiency for light loads
US5949229A (en) 1996-08-28 1999-09-07 Samsung Electronics, Co., Ltd. Power factor correction circuit having an error signal multiplied by a current signal
US5955871A (en) * 1998-10-14 1999-09-21 Intel Corporation Voltage regulator that bases control on a state of a power conservation mode
US5982160A (en) * 1998-12-24 1999-11-09 Harris Corporation DC-to-DC converter with inductor current sensing and related methods
US6058030A (en) 1997-11-20 2000-05-02 Intersil Corporation Multiple output DC-to-DC converter having enhanced noise margin and related methods
US6064187A (en) 1999-02-12 2000-05-16 Analog Devices, Inc. Voltage regulator compensation circuit and method
US6069471A (en) * 1998-05-14 2000-05-30 Intel Corporation Dynamic set point switching regulator
US6127814A (en) * 1998-11-23 2000-10-03 Switch Power, Inc. System to protect switch mode DC/DC converters against overload current
US6184665B1 (en) * 1997-10-23 2001-02-06 Stmicroelectronics S.R.L. Integrated current mode PWM drive system supply voltage scaleable while retaining a high precision
US6456050B1 (en) 2001-11-05 2002-09-24 Dan Agiman Virtual frequency-controlled switching voltage regulator

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5477132A (en) 1992-01-10 1995-12-19 Space Systems/Loral, Inc. Multi-sectioned power converter having current-sharing controller
US6107786A (en) * 1994-06-23 2000-08-22 Dell Usa, L.P. Active output power waveform transition control for a step-down voltage regulator
JP2000287439A (en) * 1999-01-26 2000-10-13 Toyota Autom Loom Works Ltd Dc/dc converter and control circuit
US6166528A (en) * 1999-11-02 2000-12-26 Fairchild Semiconductor Corporation Lossless current sensing in buck converters working with low duty cycles and high clock frequencies
US6229289B1 (en) * 2000-02-25 2001-05-08 Cadence Design Systems, Inc. Power converter mode transitioning method and apparatus
TW512578B (en) * 2000-03-21 2002-12-01 Int Rectifier Corp Inductor current synthesizer for switching power supplies
US6396252B1 (en) * 2000-12-14 2002-05-28 National Semiconductor Corporation Switching DC-to-DC converter with discontinuous pulse skipping and continuous operating modes without external sense resistor

Patent Citations (19)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4536700A (en) 1984-03-28 1985-08-20 United Technologies Corporation Boost feedforward pulse width modulation regulator
US5192906A (en) 1989-03-08 1993-03-09 Ant Nachrichtentechnik Gmbh Switching regulator with current limiting shutdown
US5134355A (en) 1990-12-31 1992-07-28 Texas Instruments Incorporated Power factor correction control for switch-mode power converters
US5447132A (en) 1993-05-24 1995-09-05 Kabushiki Kaisha Komatsu Seisakusho Control system for multiple engines
US5513089A (en) 1993-06-18 1996-04-30 Hiyoshi Electric Works Co., Ltd. Switching power source control circuit for controlling a variable output to be a target value by thinning-out switching pulses
US5838147A (en) 1994-11-28 1998-11-17 Sharp Kabushiki Kaisha IC wherein a chopper-type buck regulator PNP switch supplies base current to the load
US5514947A (en) 1995-01-31 1996-05-07 National Semiconductor Corporation Phase lead compensation circuit for an integrated switching regulator
US5734259A (en) 1995-09-29 1998-03-31 Cherry Semiconductor Corporation Balanced delta current method for current control in a hysteretic power supply
US5949229A (en) 1996-08-28 1999-09-07 Samsung Electronics, Co., Ltd. Power factor correction circuit having an error signal multiplied by a current signal
US5877611A (en) 1996-10-09 1999-03-02 Lucent Technologies Inc. Simple and efficient switching regulator for fast transient loads such as microprocessors
US5912552A (en) 1997-02-12 1999-06-15 Kabushiki Kaisha Toyoda Jidoshokki Seisakusho DC to DC converter with high efficiency for light loads
US6184665B1 (en) * 1997-10-23 2001-02-06 Stmicroelectronics S.R.L. Integrated current mode PWM drive system supply voltage scaleable while retaining a high precision
US6058030A (en) 1997-11-20 2000-05-02 Intersil Corporation Multiple output DC-to-DC converter having enhanced noise margin and related methods
US6069471A (en) * 1998-05-14 2000-05-30 Intel Corporation Dynamic set point switching regulator
US5955871A (en) * 1998-10-14 1999-09-21 Intel Corporation Voltage regulator that bases control on a state of a power conservation mode
US6127814A (en) * 1998-11-23 2000-10-03 Switch Power, Inc. System to protect switch mode DC/DC converters against overload current
US5982160A (en) * 1998-12-24 1999-11-09 Harris Corporation DC-to-DC converter with inductor current sensing and related methods
US6064187A (en) 1999-02-12 2000-05-16 Analog Devices, Inc. Voltage regulator compensation circuit and method
US6456050B1 (en) 2001-11-05 2002-09-24 Dan Agiman Virtual frequency-controlled switching voltage regulator

Non-Patent Citations (2)

* Cited by examiner, † Cited by third party
Title
"A Pentium Pro Voltage Regulator Module (VRM) Using the HIP6003 PWM Controller", Intersil Corporation AN9664, pp. 1-7, Dec. 1996.
"An Embedded Pentium Pro Power Supply Using the HIP6002 (HIP6002EVAL1)", Intersil Corporation AN9668, pp. 5-11, Dec. 1996.

Cited By (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20140021929A1 (en) * 2012-07-23 2014-01-23 Richtek Technology Corporation Multi-phase switching regulator and droop circuit therefor
US8917077B2 (en) * 2012-07-23 2014-12-23 Richtek Technology Corporation Multi-phase switching regulator and droop circuit therefor
US20150155704A1 (en) * 2013-12-02 2015-06-04 Rohm Co., Ltd. Switching converter, control circuit thereof, ac/dc converter, power adapter and electronic device
US9531277B2 (en) * 2013-12-02 2016-12-27 Rohm Co., Ltd. Switching converter, control circuit thereof, AC/DC converter, power adapter and electronic device
US20160190925A1 (en) * 2014-12-25 2016-06-30 Texas Instruments Incorporated Current sense controller for a dc-to-dc converter
US9647549B2 (en) * 2014-12-25 2017-05-09 Texas Instruments Incorporated Current sense controller for a DC-to-DC converter

Also Published As

Publication number Publication date
USRE38940E1 (en) 2006-01-24
USRE38487E1 (en) 2004-04-06
US6246220B1 (en) 2001-06-12
KR20010030203A (en) 2001-04-16
CN1286520A (en) 2001-03-07
CN1201470C (en) 2005-05-11
TW517441B (en) 2003-01-11
KR100573520B1 (en) 2006-04-26

Similar Documents

Publication Publication Date Title
USRE42532E1 (en) Synchronous-rectified DC to DC converter with improved current sensing
US6853174B1 (en) Selective high-side and low-side current sensing in switching power supplies
US7372240B2 (en) Output load adaptable MOSFET gate drive voltage level in a DC-DC controller
US4928200A (en) Overcurrent protection for switching mode power converter
US6366068B1 (en) Switching power supply with overcurrent protection and method
US6700365B2 (en) Programmable current-sensing circuit providing discrete step temperature compensation for DC-DC converter
US7064531B1 (en) PWM buck regulator with LDO standby mode
US7075373B2 (en) Overcurrent protection circuit with fast current limiting control
EP1003280A2 (en) Class D amplifier with current limit circuit and load impedance sensing circuit
JP4864463B2 (en) Converter circuit and method for controlling a regulator
JP3944605B2 (en) Switching power supply
JP2005518174A (en) Programmable current sense circuit providing continuous temperature compensation for DC-DC converters
KR20060064543A (en) System and method for determining load current in switching regulators
US20100052647A1 (en) Programmable power distribution switches with two-level current sensing
TW201035712A (en) Voltage regulator
JPS61502302A (en) Transformer-free drive circuit for field-effect transistors
KR20080092826A (en) Determining average output current in dc-dc converter
US6809560B1 (en) Load sensing circuit for a power MOSFET switch
JPH06311734A (en) Output shortcircuit protective circuit
US20010022512A1 (en) Dc/dc converter for suppressing effects of spike noise
US20060039572A1 (en) Apparatus and method to limit current of an audio amplifier
JP4147965B2 (en) Single-phase load overcurrent detection circuit with PWM voltage control by MOS transistor
US6882132B2 (en) DC voltage chopper for DC voltage
US5519307A (en) DC/DC converter for outputting multiple signals
US6118642A (en) Electronic regulation circuit for driving a power device and corresponding protection method of such device

Legal Events

Date Code Title Description
AS Assignment

Owner name: MORGAN STANLEY & CO. INCORPORATED, NEW YORK

Free format text: SECURITY AGREEMENT;ASSIGNORS:INTERSIL CORPORATION;TECHWELL, INC.;INTERSIL COMMUNICATIONS, INC.;AND OTHERS;REEL/FRAME:024335/0465

Effective date: 20100427

CC Certificate of correction
FPAY Fee payment

Year of fee payment: 12