USRE41849E1 - Parallel multi-threaded processing - Google Patents
Parallel multi-threaded processing Download PDFInfo
- Publication number
- USRE41849E1 USRE41849E1 US11/159,427 US15942705A USRE41849E US RE41849 E1 USRE41849 E1 US RE41849E1 US 15942705 A US15942705 A US 15942705A US RE41849 E USRE41849 E US RE41849E
- Authority
- US
- United States
- Prior art keywords
- controller
- microengine
- command
- integrated circuit
- multiple multi
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
- 238000012545 processing Methods 0.000 title claims description 29
- 238000000034 method Methods 0.000 claims abstract description 32
- 238000004891 communication Methods 0.000 claims description 6
- 230000006870 function Effects 0.000 description 7
- 230000008569 process Effects 0.000 description 7
- 238000010586 diagram Methods 0.000 description 4
- 238000012546 transfer Methods 0.000 description 4
- 230000006855 networking Effects 0.000 description 2
- 230000001360 synchronised effect Effects 0.000 description 2
- LHMQDVIHBXWNII-UHFFFAOYSA-N 3-amino-4-methoxy-n-phenylbenzamide Chemical compound C1=C(N)C(OC)=CC=C1C(=O)NC1=CC=CC=C1 LHMQDVIHBXWNII-UHFFFAOYSA-N 0.000 description 1
- 230000006399 behavior Effects 0.000 description 1
- 230000005540 biological transmission Effects 0.000 description 1
- 230000009977 dual effect Effects 0.000 description 1
- 238000000605 extraction Methods 0.000 description 1
- 230000010365 information processing Effects 0.000 description 1
- 230000000977 initiatory effect Effects 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 238000005457 optimization Methods 0.000 description 1
- 238000012552 review Methods 0.000 description 1
- 230000011664 signaling Effects 0.000 description 1
- 238000004513 sizing Methods 0.000 description 1
- 230000003068 static effect Effects 0.000 description 1
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
- G06F9/3836—Instruction issuing, e.g. dynamic instruction scheduling or out of order instruction execution
- G06F9/3851—Instruction issuing, e.g. dynamic instruction scheduling or out of order instruction execution from multiple instruction streams, e.g. multistreaming
Definitions
- This invention relates to a protocol for providing parallel, multi-threaded processors with high bandwidth access to shared resources.
- Parallel processing is an efficient form of computer information processing of concurrent events. Certain problems may be solved by applying parallel computer processing, which demands concurrent execution of many programs to do more than one thing at the same time. Unlike a serial paradigm where all tasks are performed sequentially at a single station, or a pipelined machine where tasks are performed at specialized stations, parallel processing requires that a plurality of stations have the capability to perform all tasks. In general, all or a plurality of the stations work simultaneously and independently on the same or common elements of a problem.
- Types of computer processing include single instruction stream, single data stream, which is the conventional serial von Neumann computer that includes a single stream of instructions.
- a second processing type is the single instruction stream, multiple data streams process (SIMD). This processing scheme may include multiple arithmetic-logic processors and a single control processor. Each of the arithmetic-logic processors performs operations on the data in lock step and are synchronized by the control processor.
- a third type is multiple instruction streams, single data stream (MISD) processing which involves processing the same data stream flows through a linear array of processors executing different instruction streams.
- a fourth processing type is multiple instruction streams, multiple data streams (MIMD) processing which uses multiple processors, each executing its own instruction stream to process a data stream fed to each of the processors. MIMD processors may have several instruction processing units and therefore several data streams.
- a parallel, hardware-based, multi-threaded processor includes a global command arbiter for determining the allocation of access to system resources.
- the multi-threaded processor system includes a plurality of microengines, a plurality of shared system resources and a global command arbiter.
- the global command arbiter uses a command request protocol based on the shared system resources and command type to grant or deny a microengine command request for a shared resource.
- the processor system may be advantageously realized on an integrated circuit chip with minimal wiring and buffer storage elements.
- the technique according to the invention provides each microengine with fair access to the shared system resources based on command priority and resource utilization. Consequently, the microengines have high bandwidth access to the shared system resources.
- FIG. 1 is a block diagram of a communication system employing a hardware-based multithreaded processor.
- FIG. 2 is a simplified block diagram of a global arbitration system for a multithreaded process according to the invention.
- FIGS. 3A and 3B illustrate a flow chart of an implementation of a global command arbitration process according to the invention.
- FIG. 1 illustrates a communication system 10 that includes a parallel, hardware-based multithreaded processor 12 .
- the system 10 is especially useful for tasks that can be broken into parallel subtasks or functions, and the hardware-based multithreaded processor 12 is particularly useful for tasks that are bandwidth oriented rather than latency oriented.
- the hardware-based multithreaded processor 12 may be an integrated circuit, and may be coupled to a bus such as a PCI bus 14 , a memory system 16 and a second bus 18 .
- the hardware-based multi-threaded processor 12 has multiple microengines 22 a to 22 f that each includes multiple hardware-controlled threads that can be simultaneously active and that may independently work on a task.
- the multithreaded processor 12 also includes a central or core controller 20 that assists in loading microcode control for other resources and performs other general purpose computer-type functions such as handling protocols, handling exceptions, and providing extra support for packet processing, which may occur if the microengines pass the packets off for more detailed processing.
- the core controller 20 is a Strong Arm® (Arm is a trademark of ARM Limited, United Kingdom) based architecture embedded general-purpose microprocessor, which includes an operating system.
- the operating system enables the core processor 20 to call functions to operate on the microengines 22 a- 22 f.
- the core processor 20 can use any supported operating system but preferably utilizes a real time operating system.
- Suitable operating systems for a core processor implemented as a Strong Arm architecture microprocessor may include Microsoft NT real-time, VXWorks and ⁇ CUS, which is a freeware operating system available over the Internet.
- the plurality of functional microengines 22 a- 22 f each maintain a plurality of program counters in hardware, and maintain states associated with the program counters.
- Each of the six microengines 22 a- 22 f is capable of processing four independent hardware threads. Such processing allows one thread to start executing just after another thread issues a memory reference and then waits until that reference completes before doing more work. This behavior is critical to maintaining efficient hardware execution of the microegines because memory latency may be significant. Stated differently, if only a single thread execution was supported, the microengines would sit idle for a significant number of cycles waiting for references to return and thereby reduce overall computational throughput. Multi-threaded execution allows the microengines to mask memory latency by performing useful independent work across several threads. Effectively, a corresponding plurality of sets of threads can be simultaneously active on each of the microengines 22 a- 22 f while only one is actually operating at any one time.
- the six microengines 22 a- 22 f operate with shared system resources including the memory system 16 , the PCI bus 14 and the FBUS 18 .
- the memory system 16 may be accessed via a Synchronous Dynamic Random Access Memory (SDRAM) controller 26 a and a Static Random Access Memory (SRAM) controller 26 b.
- SDRAM memory 16 a and SDRAM controller 26 a may be typically used for processing large volumes of data or high bandwidth data, such as processing network payloads from network packets.
- the SRAM controller 26 b and SRAM memory 16 b may be used in a networking implementation for low latency, fast access tasks or low bandwidth data, such as accessing look-up tables, memory for the core processor 20 , and so forth.
- the six microengines 22 a- 22 f access either the SDRAM 16 a or SRAM 16 b based on characteristics of the data. Low latency, low bandwidth data is stored in and fetched from SRAM 16 b, whereas higher bandwidth data for which latency is not as important is stored in and fetched from SDRAM 16 a.
- the microengines 22 a- 22 f can execute memory reference instructions to either the SDRAM controller 26 a or SRAM controller 26 b.
- an SRAM access requested by a Thread_ 0 from a microengine will cause the SRAM controller 26 b to initiate an access to the SRAM memory 16 b.
- the SRAM controller 26 b controls arbitration for the SRAM bus 15 , accesses the SRAM 16 b, fetches the data from the SRAM 16 b, and returns data to a requesting microengine 22 a- 22 b.
- a SRAM access if the microengine 22 a had only a single thread that could operate, that microengine would be dormant until data was returned from the SRAM.
- Thread_ 1 By employing hardware context swapping within each of the microengines 22 a- 22 f, another thread such as Thread_ 1 can function while the first thread, Thread_ 0 , is awaiting the read data to return.
- Hardware context swapping enables other contexts with unique program counters to execute in that same microengine.
- Thread_ 1 may access the SDRAM memory 16 a. While Thread_ 1 operates on the SDRAM unit, and Thread_ 0 is operating on the SRAM unit, a new thread such as Thread_ 2 can now operate in the microengine 22 a.
- Thread_ 2 can operate for a certain amount of time until it needs to access memory or perform some other long latency operation, such as making an access to a bus interface. Therefore, the processor 12 can simultaneously perform a bus operation, SRAM operation and SDRAM operation with all being completed or operated upon by one microengine 22 a, which microengine 22 a has one more thread available to process more work in the data path.
- the hardware context swapping also synchronizes completion of tasks. For example, it is possible that two threads could hit the same-shared resource such as the SRAM 16 b.
- Each one of the separate functional units such as the interface 28 , the SRAM controller 26 a, and the SDRAM controller 26 b, reports back a flag signaling completion of an operation when a requested task from one of the microengine thread contexts is completed.
- the microengine can determine which thread to turn on.
- the processor 12 includes a bus interface 28 that couples the processor to a second bus 18 .
- an FBUS interface 28 couples the processor 12 to the so-called FBUS 18 (FIFO bus).
- the FBUS is a 64-bit wide FIFO bus, used to interface to Media Access Controller (MAC) devices.
- the FBUS interface 28 is responsible for controlling and interfacing the processor 12 to the FBUS 18 .
- the processor 12 also includes a PCI bus interface 24 that couples other system components that reside on the PCI bus 14 to the processor 12 .
- the PCI bus interface 24 also provides a high-speed data path 24 a to the SDRAM memory 16 a.
- the data path 24 a permits data to be moved quickly from the SDRAM 16 a to the PCI bus 14 , via direct memory access (DMA) transfers.
- the hardware based multithreaded processor 12 can employ a plurality of DMA channels so if one target of a DMA transfer is busy, another one of the DMA channels can take over the PCI bus 14 to deliver information to another target to maintain high processor 12 efficiency.
- the PCI bus interface 24 supports image transfers, target operations and master operations. Target operations are operations where slave devices on bus 14 access the SDRAM through reads and writes that are serviced as a slave to target operation. In master operations, the processor core 20 sends data directly to or receives data directly from the PCI interface 24 .
- the internal buses are dual 32-bit buses (i.e., one bus for read and one for write).
- the multithreaded processor 12 also is constructed such that the sum of the bandwidths of the internal buses exceeds the bandwidth of external buses coupled to the processor 12 .
- the internal core processor bus 32 may be an Advanced System Bus (ASB bus) that couples the processor core 20 to the memory controllers 26 a and 26 b and to an ASB translator 30 .
- the ASB bus is a subset of an “AMBA” bus that is used with the Strong Arm processor core.
- the processor 12 also includes a private bus 34 that couples the microengine units to SRAM controller 26 b, ASB translator 30 and FBUS interface 28 .
- a memory bus 38 couples the SDRAM controller 26 a, the PCI bus interface 24 , the FBUS interface 28 and memory system 16 together, including Flash ROM 16 c which is used for boot operations and the like.
- the hardware-based multithreaded processor 12 may be utilized as a network processor. As a network processor, the hardware-based multithreaded processor 12 interfaces to network devices such as a media access controller (MAC) device such as a 10/100BaseT Octal MAC 13 a or a Gigabit Ethernet device 13 b. In general, the hardware-based multi-threaded processor 12 can interface to any type of communication device or interface that receives/sends large amount of data.
- the communication system 10 functioning in a networking application could receive a plurality of network packets from the devices 13 a, 13 b and process each of those packets independently in a parallel manner.
- the processor 12 may also be utilized as a print engine for a postscript processor, as a processor for a storage subsystem such as RAID disk storage, or as a matching engine.
- a postscript processor for a postscript processor
- a storage subsystem such as RAID disk storage
- a matching engine for a matching engine.
- the advent of electronic trading requires the use of electronic matching engines to match orders between buyers and sellers.
- FIG. 2 shows a global arbitration system 40 for use with the multithreaded processor 12 of FIG. 1.
- a global command arbiter 42 is connected to each of the microengines 22 a- 22 f, to the SDRAM controller 26 a, to the SRAM controller 26 b, to the interface 28 and to the PCI interface 24 .
- the global command arbiter 42 functions to provide high bandwidth access to the shared system resources utilizing a minimal amount of buffer storage elements and minimal wiring.
- the global command arbiter provides each microengine 22 a- 22 f with fair access to the common system resources of the SDRAM, SRAM, PCI interface registers and FBUS interface registers based on command priority and resource utilization, which is explained below.
- each microengine 22 a- 22 f has a two-command deep first-in, first-out (FIFO) register for issuing command requests for SDRAM 16 a and SRAM 16 b memory access, and for issuing command requests for access to registers in the PCI interface 24 and FBUS interface 28 .
- the SDRAM controller 26 a queues commands from the microengines in one of four FIFO command queue structures: an eight-entry high-priority queue 44 , a sixteen-entry odd bank queue 46 , a sixteen-entry even bank queue 48 , and a twenty-four entry maintain order queue 50 .
- a single physical random access memory (RAM) structure with four input pointers and four output pointers may be used to implement the SDRAM queues 44 , 46 , 48 , 50 .
- a reference request from a microengine may include a bit set called the “optimized MEM bit” which will be sorted into either the odd bank queue 46 or the even bank queue 48 . If the memory reference request does not have a memory optimization bit set, the default will be to go into the order queue 50 .
- the order queue 50 maintains the order of reference requests from the microengines 22 a- 22 f. With a series of odd and even banks references it may be required that a signal is returned to both the odd and even banks.
- the microengine 22 f sorts the memory references into odd bank and even bank references and one of the banks, for example the even bank, is drained of memory references before the odd bank but the signal is asserted on the last even reference
- the SDRAM controller 26 a could conceivably signal back to a microengine that the memory request had completed, even though the odd bank reference had not been serviced. This occurrence could cause a coherency problem.
- the situation is avoided by providing the order queue 50 which permits a microengine to have multiple memory references outstanding, of which only its last memory reference needs to signal a completion.
- the SDRAM controller 26 a also included a high priority queue 44 . If an incoming memory reference from one of the microengines goes directly to the high priority queue then it is operated upon at a higher priority than other memory references in the other queues.
- a feature of the SDRAM controller 26 a is that when a memory reference is stored in the queues, in addition to the optimized MEM bit that may be set, a “chaining bit” may be set to require special handling of contiguous memory references.
- a microengine context may issue chained memory references when the second and/or third reference of the chain must be scheduled by the SDRAM controller 26 a immediately after the initial chained memory request.
- the global command arbiter 42 must ensure that chained references are delivered to consecutive locations of the same SDRAM controller queue.
- the SRAM controller 26 b also has four command queues: an eight-entry high priority queue 62 , a sixteen-entry read queue 64 , a sixteen-entry write order queue 66 and a twenty-four entry read-lock fail queue 68 .
- a single physical RAM structure may be used to implement the four queues.
- the SRAM controller 26 b is optimized based on the type of memory operation; i.e., a read or a write operation, and the predominant function that the SRAM performs is read operations.
- the read lock fail queue 68 is used to hold read memory reference requests that fail because of a lock existing on a portion of memory. That is, one of the microengines issues a memory request that has a read lock request that is processed in an address and control queue. The memory request will operate on either the write order queue 66 or the read queue 64 and will recognize it as a read lock request. The SRAM controller 26 b will access a lock lookup device to determine whether this memory location is already locked. If this memory location is locked from any prior read lock request, then this memory lock request will fail and will be stored in the read lock fail queue 68 .
- the address of that memory reference will be used by the SRAM interface 26 b to perform a traditional SRAM address read/write request to SRAM memory 16 b.
- a command controller and address generator will also enter the lock into the lock look up device so that subsequent read lock requests will find the memory location locked.
- a memory location is unlocked by clearing a valid bit in a content addressable memory (CAM) of the SRAM controller.
- the read lock fail queue 68 becomes the highest priority queue giving all queued read lock misses a chance to issue a memory lock request.
- the read-lock miss queue is loaded by the SRAM controller itself and not directly from a microengine output buffer.
- the global arbiter 42 ensures that a command from a microengine to a SRAM queue is not selected on the same cycle that the SRAM controller must write a read-lock miss entry.
- the FBUS interface 28 includes three command queues: an eight-entry push queue 72 , an eight-entry pull queue 74 and an eight-entry hash queue 76 .
- the pull queue is used when data is moved from a microengine to an FBUS interface resource
- the push queue is used for reading data from the FBUS interface to a microengine
- the hash queue is used for sending from one to three hash arguments to a polynomial hash unit within the FBUS interface and for getting the hash result returned.
- the FBUS interface 28 in a network application can perform header processing of incoming packets from the FBUS 18 .
- a key function performed by the FBUS interface 28 is extraction of packet headers, and a hashed lookup of microprogrammable source/destination/protocol in SRAM memory 16 b. If the hash does not successfully resolve, then the packet header is subjected to more sophisticated processing.
- the PCI bus interface 24 includes a single, two-entry direct memory access (DMA) command register 78 .
- the DMA register provides a completion signal to the initiating microengine thread.
- the global command arbiter 42 operates to select commands from the two-deep output command queues of each microengine for transmission to a destination queue in one of the functional units.
- the functional units include the core controller 20 , the PCI interface 24 , the SDRAM controller 26 a, the SRAM controller 26 b, the FBUS interface 28 and the microengines 22 a to 22 f.
- Each microengine request to the global command arbiter 42 is a three-bit encoded field that specifies the command type and destination.
- Each microengine global command arbiter request is serviced with the following priority:
- SDRAM chained commands 2.
- SRAM 3.
- SDRAM 4.
- FBUS 5.
- the global arbiter maintains a pointer that indicates the last microengine request granted. If more than one request is present at the same priority, the global command arbiter selects the next higher numbered microengine (with a wrap-around feature). For example, the microengines 22 a to 22 f may be numbered from 1 to 6 in an implementation so that if a request from microengine 6 was the last one granted, then when priority is not an issue a request from microengine 1 is next up for consideration.
- the three SRAM controller command queues 62 , 64 and 66 are loaded directly from microengine commands. Since an SRAM command could be granted every cycle, it is possible that up to 6 additional SRAM commands will be granted and are in the pipeline, all of which could be destined for the same SRAM queue before a signal indicating that the queue is full is received by the global command arbiter. Thus, the SRAM controller asserts an SRAM_queue_full signal to the global command arbiter 42 if there is less than seven (7) empty entries in any SRAM command queue loaded from the microengines. For example, if the high priority queue has two entries filled then the SRAM_queue_full signal is asserted (because eight entries minus two entries is six).
- the SRAM_queue_full signal is asserted. This protocol is followed because a six cycle minimum latency exists from the assertion of a command request from a microengine and the command actually being stored in a destination queue.
- the following diagram illustrates the timing of a request for a command destined for a queue in a system resource:
- a request is sent to the global command arbiter.
- arbitration is performed and in cycle three the request is granted to the requesting microengine.
- a bus is enabled and in cycle five the command is driven onto the bus.
- the receiving unit SDRAM controller, SRAM controller, PCI bus interface or FBUS interface
- the global command arbiter is deciding whether another request should be granted to that system resource, but sees that the full_status_queue signal was generated. The arbiter then acts to deny requests (nognt) to the queue which sent a full signal by the seventh cycle.
- the FBUS interface 28 has 3 command queues (pull, hash, push) which all contain eight (8) entries. Commands to the FBUS interface are not granted in consecutive cycles. Thus, when any of the 3 FBUS interface queues reaches four (4) entries (instead of the two discussed above for an eight entry queue) a FBUS_queue_full signal is sent to the global command arbiter since only a maximum of 3 commands can be in transit to the FBUS interface queues prior to the global arbiter detecting FBUS_queue_full.
- the threshold for asserting SDRAM_queue_full is the same as for the SRAM, i.e. less than 7 entries available in any queue.
- commands to the SDRAM controller are not granted on consecutive cycles. This insures queue entry space for any SDRAM chained commands from a particular microengine, which must be granted, even after SDRAM_queue_full asserts.
- FIGS. 3A and 3B illustrate an implementation of a global command arbiter protocol process 100 .
- the global command arbiter reviews 102 the command requests in the FIFO registers of the microengines 22 a- 22 f. If all of the requests have the same priority 104 , a pointer is checked 106 to determine the identity of the last microengine that had a request granted, and then the request of the next higher microengine is considered. Before granting the command request, the arbiter checks 108 to see if a queue_full_signal has been asserted. If so, the command request is denied 110 and the pointer is incremented 111 so that the next microengine's request will be considered. However, if no queue_full_signal has been asserted, then the command request is granted 112 and the flow returns to 102 .
- the global command arbiter checks 114 to see if a SDRAM request with a chained bit set has been granted previously. If so, then the SDRAM request from the same microengine that sent the previous SDRAM request with a chained bit is granted 116 .
- the SDRAM queues are checked 118 to determine if any contain less than “N” empty entries, where N is equal to the number of microengines plus one. In the implementation described above, the SDRAM_queue_full signal will be asserted 120 if any SDRAM queue contains less than seven (7) empty entries and then the flow returns to 102 . If checking the queues 118 determines that the SDRAM queues have space for seven or more entries, then the flow returns to 102 .
- the global command arbiter determines 122 if there is a SRAM command request. If there is a SRAM request, the SRAM queues are checked 124 to see if any SRAM queue contains less than N empty entries. If so, then a SRAM_queue_full signal is asserted 126 , the command request is denied and the flow moves to 134 where the arbiter determines if a SDRAM request has been made. However, if the answer 124 is no, then the arbiter checks 128 to see if the SRAM controller 26 b needs to write a read_lock_miss entry. If so, then the command request is denied in step 130 and the flow moves to 134 ; if not, then the command request is granted 132 and the flow returns to 102 .
- the arbiter checks 134 (see FIG. 3B ) to see if a SDRAM request is being made. If so, the arbiter determines 136 if the last granted request was also a SDRAM command request. If it was, then the request is denied 138 and the flow goes to 146 where the arbiter determines if an FBUS command request has been made. Commands are not granted to the SDRAM controller in consecutive cycles to ensure that there is adequate queue entry space for a SDRAM chained command which is always granted when it occurs (even after a SDRAM_queue_full signal has been asserted). If the last granted command request was not an SDRAM command the SDRAM queues are checked 140 to see if any contains less than N entries.
- an SDRAM_queue_full signal is asserted 142 , access is denied 138 and the flow moves to 146 . If the SDRAM queues have adequate entry space, then the command request is granted 144 and the flow returns to 102 .
- the arbiter checks 146 to see if an FBUS command request has been made. If so, the arbiter checks 148 to see if the last granted request was a FBUS request. If so, then the request is denied 150 and the flow moves to 160 where the arbiter determines if a PCI command request has been made. Command requests to the FBUS are not granted in consecutive cycles to improve processing efficiency of the system. If the last granted request was not an FBUS command request 148 , then the FBUS queues are checked 152 to see if any contain less than “F” empty entries.
Landscapes
- Engineering & Computer Science (AREA)
- Software Systems (AREA)
- Theoretical Computer Science (AREA)
- Multimedia (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Bus Control (AREA)
- Memory System (AREA)
Abstract
Description
1. SDRAM chained commands | ||
2. |
||
3. |
||
4. |
||
5. PCI bus | ||
1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 |
Req | arb | gat | bus | cmd | rcv | full | arb | NOGNT |
req | arb | gnt | bus | cmd | rcv | full | arb | |
req | arb | gnt | bus | cmd | rcv | full | ||
req | arb | gat | bus | cmd | rcv | |||
req | arb | gnt | bus | cmd | ||||
req | arb | gnt | bus | |||||
req | arb | NOGNT | ||||||
Where: req=bus request from the microengine;
-
- arb=arbitrate requests;
- gnt=drive grant to appropriate microengine;
- bus=enable tri-state bus driver;
- cmd=drive command onto fx_cmd_bus;
- rcv=receiving box queues command;
- full=full_status_que signal driven if necessary;
- nognt=a grant is not sent to queues that sent “full” by cycle 7.
Claims (41)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/159,427 USRE41849E1 (en) | 1999-12-22 | 2005-06-22 | Parallel multi-threaded processing |
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/470,541 US6532509B1 (en) | 1999-12-22 | 1999-12-22 | Arbitrating command requests in a parallel multi-threaded processing system |
US10/339,221 US6587906B2 (en) | 1999-12-22 | 2003-01-09 | Parallel multi-threaded processing |
US11/159,427 USRE41849E1 (en) | 1999-12-22 | 2005-06-22 | Parallel multi-threaded processing |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/339,221 Reissue US6587906B2 (en) | 1999-12-22 | 2003-01-09 | Parallel multi-threaded processing |
Publications (1)
Publication Number | Publication Date |
---|---|
USRE41849E1 true USRE41849E1 (en) | 2010-10-19 |
Family
ID=23868021
Family Applications (3)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/470,541 Expired - Lifetime US6532509B1 (en) | 1999-12-22 | 1999-12-22 | Arbitrating command requests in a parallel multi-threaded processing system |
US10/339,221 Ceased US6587906B2 (en) | 1999-12-22 | 2003-01-09 | Parallel multi-threaded processing |
US11/159,427 Expired - Lifetime USRE41849E1 (en) | 1999-12-22 | 2005-06-22 | Parallel multi-threaded processing |
Family Applications Before (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/470,541 Expired - Lifetime US6532509B1 (en) | 1999-12-22 | 1999-12-22 | Arbitrating command requests in a parallel multi-threaded processing system |
US10/339,221 Ceased US6587906B2 (en) | 1999-12-22 | 2003-01-09 | Parallel multi-threaded processing |
Country Status (1)
Country | Link |
---|---|
US (3) | US6532509B1 (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20100211955A1 (en) * | 2006-09-07 | 2010-08-19 | Cwi | Controlling 32/64-bit parallel thread execution within a microsoft operating system utility program |
Families Citing this family (74)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20030095967A1 (en) * | 1999-01-25 | 2003-05-22 | Mackay Fabienne | BAFF, inhibitors thereof and their use in the modulation of B-cell response and treatment of autoimmune disorders |
US6427196B1 (en) * | 1999-08-31 | 2002-07-30 | Intel Corporation | SRAM controller for parallel processor architecture including address and command queue and arbiter |
US6668317B1 (en) * | 1999-08-31 | 2003-12-23 | Intel Corporation | Microengine for parallel processor architecture |
US6983350B1 (en) | 1999-08-31 | 2006-01-03 | Intel Corporation | SDRAM controller for parallel processor architecture |
US6606704B1 (en) * | 1999-08-31 | 2003-08-12 | Intel Corporation | Parallel multithreaded processor with plural microengines executing multiple threads each microengine having loadable microcode |
US7546444B1 (en) | 1999-09-01 | 2009-06-09 | Intel Corporation | Register set used in multithreaded parallel processor architecture |
US6532509B1 (en) * | 1999-12-22 | 2003-03-11 | Intel Corporation | Arbitrating command requests in a parallel multi-threaded processing system |
US6694380B1 (en) * | 1999-12-27 | 2004-02-17 | Intel Corporation | Mapping requests from a processing unit that uses memory-mapped input-output space |
US6631430B1 (en) * | 1999-12-28 | 2003-10-07 | Intel Corporation | Optimizations to receive packet status from fifo bus |
US6625654B1 (en) * | 1999-12-28 | 2003-09-23 | Intel Corporation | Thread signaling in multi-threaded network processor |
US6307789B1 (en) * | 1999-12-28 | 2001-10-23 | Intel Corporation | Scratchpad memory |
US6661794B1 (en) * | 1999-12-29 | 2003-12-09 | Intel Corporation | Method and apparatus for gigabit packet assignment for multithreaded packet processing |
US6584522B1 (en) * | 1999-12-30 | 2003-06-24 | Intel Corporation | Communication between processors |
US6631462B1 (en) * | 2000-01-05 | 2003-10-07 | Intel Corporation | Memory shared between processing threads |
US7681018B2 (en) | 2000-08-31 | 2010-03-16 | Intel Corporation | Method and apparatus for providing large register address space while maximizing cycletime performance for a multi-threaded register file set |
US6769079B1 (en) * | 2000-12-21 | 2004-07-27 | Borland Software Corporation | System and method for logging messages in an embedded computer system |
US7131125B2 (en) * | 2000-12-22 | 2006-10-31 | Nortel Networks Limited | Method and system for sharing a computer resource between instruction threads of a multi-threaded process |
US6725347B2 (en) * | 2001-01-16 | 2004-04-20 | Sun Microsystems, Inc. | Spin-wheel SDRAM access scheduler for high performance microprocessors |
US6868476B2 (en) * | 2001-08-27 | 2005-03-15 | Intel Corporation | Software controlled content addressable memory in a general purpose execution datapath |
US7237016B1 (en) * | 2001-09-07 | 2007-06-26 | Palau Acquisition Corporation (Delaware) | Method and system to manage resource requests utilizing link-list queues within an arbiter associated with an interconnect device |
US7126952B2 (en) * | 2001-09-28 | 2006-10-24 | Intel Corporation | Multiprotocol decapsulation/encapsulation control structure and packet protocol conversion method |
US7240347B1 (en) | 2001-10-02 | 2007-07-03 | Juniper Networks, Inc. | Systems and methods for preserving the order of data |
US7895239B2 (en) | 2002-01-04 | 2011-02-22 | Intel Corporation | Queue arrays in network devices |
US6934951B2 (en) * | 2002-01-17 | 2005-08-23 | Intel Corporation | Parallel processor with functional pipeline providing programming engines by supporting multiple contexts and critical section |
US20030231627A1 (en) * | 2002-06-04 | 2003-12-18 | Rajesh John | Arbitration logic for assigning input packet to available thread of a multi-threaded multi-engine network processor |
US7471688B2 (en) * | 2002-06-18 | 2008-12-30 | Intel Corporation | Scheduling system for transmission of cells to ATM virtual circuits and DSL ports |
US6973550B2 (en) * | 2002-10-02 | 2005-12-06 | Intel Corporation | Memory access control |
US7433307B2 (en) * | 2002-11-05 | 2008-10-07 | Intel Corporation | Flow control in a network environment |
US7149829B2 (en) * | 2003-04-18 | 2006-12-12 | Sonics, Inc. | Various methods and apparatuses for arbitration among blocks of functionality |
US7441245B2 (en) * | 2003-08-14 | 2008-10-21 | Intel Corporation | Phasing for a multi-threaded network processor |
US7133950B2 (en) * | 2003-08-19 | 2006-11-07 | Sun Microsystems, Inc. | Request arbitration in multi-core processor |
US7496921B2 (en) * | 2003-08-29 | 2009-02-24 | Intel Corporation | Processing block with integrated light weight multi-threading support |
US7769097B2 (en) * | 2003-09-15 | 2010-08-03 | Intel Corporation | Methods and apparatus to control transmission of a multicarrier wireless communication channel through multiple antennas |
US7296105B2 (en) * | 2003-10-03 | 2007-11-13 | Sonics, Inc. | Method and apparatus for configuring an interconnect to implement arbitration |
JP5005350B2 (en) | 2003-12-09 | 2012-08-22 | トムソン ライセンシング | Memory controller |
DE102004009428A1 (en) * | 2004-02-24 | 2005-09-08 | Deutsche Thomson-Brandt Gmbh | Method for communicating between integrated circuit and external dynamic RAM, involves prioritizing transmission of memory bank commands based on static priority allocation for commands and dynamic priority allocation for channels |
US7000048B2 (en) * | 2003-12-18 | 2006-02-14 | Intel Corporation | Apparatus and method for parallel processing of network data on a single processing thread |
US7213099B2 (en) * | 2003-12-30 | 2007-05-01 | Intel Corporation | Method and apparatus utilizing non-uniformly distributed DRAM configurations and to detect in-range memory address matches |
US20050166206A1 (en) * | 2004-01-26 | 2005-07-28 | Parson Dale E. | Resource management in a processor-based system using hardware queues |
JP2005276165A (en) * | 2004-02-27 | 2005-10-06 | Sony Corp | Information processor, network system state presentation method, and computer program |
JP4586526B2 (en) | 2004-02-27 | 2010-11-24 | ソニー株式会社 | Information processing apparatus, information processing method, information processing system, and information processing program |
US20050204111A1 (en) * | 2004-03-10 | 2005-09-15 | Rohit Natarajan | Command scheduling for dual-data-rate two (DDR2) memory devices |
US7418540B2 (en) * | 2004-04-28 | 2008-08-26 | Intel Corporation | Memory controller with command queue look-ahead |
US7277982B2 (en) * | 2004-07-27 | 2007-10-02 | International Business Machines Corporation | DRAM access command queuing structure |
US20060067348A1 (en) * | 2004-09-30 | 2006-03-30 | Sanjeev Jain | System and method for efficient memory access of queue control data structures |
US7277990B2 (en) | 2004-09-30 | 2007-10-02 | Sanjeev Jain | Method and apparatus providing efficient queue descriptor memory access |
US7739436B2 (en) * | 2004-11-01 | 2010-06-15 | Sonics, Inc. | Method and apparatus for round robin resource arbitration with a fast request to grant response |
CN100380897C (en) * | 2004-11-16 | 2008-04-09 | 北京北方烽火科技有限公司 | Telecommunicating method for microengine and strongArm nuclear |
US7555630B2 (en) * | 2004-12-21 | 2009-06-30 | Intel Corporation | Method and apparatus to provide efficient communication between multi-threaded processing elements in a processor unit |
US7418543B2 (en) | 2004-12-21 | 2008-08-26 | Intel Corporation | Processor having content addressable memory with command ordering |
US20060140203A1 (en) * | 2004-12-28 | 2006-06-29 | Sanjeev Jain | System and method for packet queuing |
US7467256B2 (en) * | 2004-12-28 | 2008-12-16 | Intel Corporation | Processor having content addressable memory for block-based queue structures |
US8732368B1 (en) * | 2005-02-17 | 2014-05-20 | Hewlett-Packard Development Company, L.P. | Control system for resource selection between or among conjoined-cores |
US7483377B2 (en) * | 2005-03-01 | 2009-01-27 | Intel Corporation | Method and apparatus to prioritize network traffic |
US8117620B2 (en) * | 2005-03-21 | 2012-02-14 | Intel Corporation | Techniques for implementing a communication channel with local and global resources |
US8510491B1 (en) * | 2005-04-05 | 2013-08-13 | Oracle America, Inc. | Method and apparatus for efficient interrupt event notification for a scalable input/output device |
US20060236011A1 (en) * | 2005-04-15 | 2006-10-19 | Charles Narad | Ring management |
US20060240386A1 (en) * | 2005-04-18 | 2006-10-26 | Nano-Proprietary, Inc. | Method and apparatus for oral care |
US7853951B2 (en) * | 2005-07-25 | 2010-12-14 | Intel Corporation | Lock sequencing to reorder and grant lock requests from multiple program threads |
US20070044103A1 (en) * | 2005-07-25 | 2007-02-22 | Mark Rosenbluth | Inter-thread communication of lock protected data |
US9270532B2 (en) | 2005-10-06 | 2016-02-23 | Rateze Remote Mgmt. L.L.C. | Resource command messages and methods |
US20070124728A1 (en) * | 2005-11-28 | 2007-05-31 | Mark Rosenbluth | Passing work between threads |
US20070157030A1 (en) * | 2005-12-30 | 2007-07-05 | Feghali Wajdi K | Cryptographic system component |
CN100454899C (en) * | 2006-01-25 | 2009-01-21 | 华为技术有限公司 | Network processing device and method |
US20070245074A1 (en) * | 2006-03-30 | 2007-10-18 | Rosenbluth Mark B | Ring with on-chip buffer for efficient message passing |
US7992017B2 (en) | 2007-09-11 | 2011-08-02 | Intel Corporation | Methods and apparatuses for reducing step loads of processors |
US7926013B2 (en) * | 2007-12-31 | 2011-04-12 | Intel Corporation | Validating continuous signal phase matching in high-speed nets routed as differential pairs |
US9201708B2 (en) | 2013-08-20 | 2015-12-01 | Synopsys, Inc. | Direct memory interface access in a multi-thread safe system level modeling simulation |
US9817771B2 (en) | 2013-08-20 | 2017-11-14 | Synopsys, Inc. | Guarded memory access in a multi-thread safe system level modeling simulation |
US9075666B2 (en) * | 2013-08-20 | 2015-07-07 | Synopsys, Inc. | Deferred execution in a multi-thread safe system level modeling simulation |
JP6310260B2 (en) * | 2014-01-20 | 2018-04-11 | 株式会社荏原製作所 | Adjusting apparatus for adjusting a plurality of processing units in a substrate processing apparatus, and a substrate processing apparatus provided with the adjusting apparatus |
JP2017508582A (en) * | 2014-03-14 | 2017-03-30 | アルピニオン メディカル システムズ カンパニー リミテッドAlpinion Medical Systems Co.,Ltd. | Software-based ultrasound imaging system |
CN109634532B (en) * | 2018-12-19 | 2022-06-14 | 湖南源科创新科技有限公司 | Method for sharing access storage medium by multiple VxWorks hosts |
CN115469804B (en) * | 2022-08-30 | 2023-07-28 | 中科驭数(北京)科技有限公司 | NVMe multi-queue arbitration method and device |
Citations (361)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3373408A (en) | 1965-04-16 | 1968-03-12 | Rca Corp | Computer capable of switching between programs without storage and retrieval of the contents of operation registers |
US3478322A (en) | 1967-05-23 | 1969-11-11 | Ibm | Data processor employing electronically changeable control storage |
US3623001A (en) | 1970-01-06 | 1971-11-23 | Peripheral Business Equipment | Input data preparation system |
US3736566A (en) | 1971-08-18 | 1973-05-29 | Ibm | Central processing unit with hardware controlled checkpoint and retry facilities |
US3792441A (en) | 1972-03-08 | 1974-02-12 | Burroughs Corp | Micro-program having an overlay micro-instruction |
US3889243A (en) | 1973-10-18 | 1975-06-10 | Ibm | Stack mechanism for a data processor |
US3940745A (en) | 1973-06-05 | 1976-02-24 | Ing. C. Olivetti & C., S.P.A. | Data processing unit having a plurality of hardware circuits for processing data at different priority levels |
US4016548A (en) | 1975-04-11 | 1977-04-05 | Sperry Rand Corporation | Communication multiplexer module |
US4032899A (en) | 1975-05-05 | 1977-06-28 | International Business Machines Corporation | Apparatus and method for switching of data |
US4075691A (en) | 1975-11-06 | 1978-02-21 | Bunker Ramo Corporation | Communication control unit |
US4130890A (en) | 1977-06-08 | 1978-12-19 | Itt Industries, Inc. | Integrated DDC memory with bitwise erase |
US4400770A (en) | 1980-11-10 | 1983-08-23 | International Business Machines Corporation | Cache synonym detection and handling means |
JPS59111533A (en) | 1982-12-17 | 1984-06-27 | Hitachi Ltd | Digital data arithmetic circuit |
US4514807A (en) | 1980-05-21 | 1985-04-30 | Tatsuo Nogi | Parallel computer |
US4523272A (en) | 1981-04-10 | 1985-06-11 | Hitachi, Ltd. | Bus selection control in a data transmission apparatus for a multiprocessor system |
US4658351A (en) | 1984-10-09 | 1987-04-14 | Wang Laboratories, Inc. | Task control means for a multi-tasking data processing system |
US4709347A (en) | 1984-12-17 | 1987-11-24 | Honeywell Inc. | Method and apparatus for synchronizing the timing subsystems of the physical modules of a local area network |
US4745544A (en) | 1985-12-12 | 1988-05-17 | Texas Instruments Incorporated | Master/slave sequencing processor with forced I/O |
US4788640A (en) | 1986-01-17 | 1988-11-29 | Intel Corporation | Priority logic system |
US4831358A (en) | 1982-12-21 | 1989-05-16 | Texas Instruments Incorporated | Communications system employing control line minimization |
US4858108A (en) | 1985-03-20 | 1989-08-15 | Hitachi, Ltd. | Priority control architecture for input/output operation |
US4866664A (en) | 1987-03-09 | 1989-09-12 | Unisys Corporation | Intercomputer communication control apparatus & method |
US4890218A (en) | 1986-07-02 | 1989-12-26 | Raytheon Company | Variable length instruction decoding apparatus having cross coupled first and second microengines |
US4890222A (en) | 1984-12-17 | 1989-12-26 | Honeywell Inc. | Apparatus for substantially syncronizing the timing subsystems of the physical modules of a local area network |
EP0379709A2 (en) * | 1989-01-27 | 1990-08-01 | International Business Machines Corporation | Single-fifo high speed combining switch |
US4991112A (en) | 1987-12-23 | 1991-02-05 | U.S. Philips Corporation | Graphics system with graphics controller and DRAM controller |
EP0464715A2 (en) * | 1990-06-29 | 1992-01-08 | Digital Equipment Corporation | Interlock queueing |
US5115507A (en) | 1987-12-23 | 1992-05-19 | U.S. Philips Corp. | System for management of the priorities of access to a memory and its application |
US5140685A (en) | 1988-03-14 | 1992-08-18 | Unisys Corporation | Record lock processing for multiprocessing data system with majority voting |
US5142683A (en) | 1987-03-09 | 1992-08-25 | Unisys Corporation | Intercomputer communication control apparatus and method |
US5155831A (en) | 1989-04-24 | 1992-10-13 | International Business Machines Corporation | Data processing system with fast queue store interposed between store-through caches and a main memory |
US5155854A (en) * | 1989-02-03 | 1992-10-13 | Digital Equipment Corporation | System for arbitrating communication requests using multi-pass control unit based on availability of system resources |
US5168555A (en) | 1989-09-06 | 1992-12-01 | Unisys Corporation | Initial program load control |
US5173897A (en) | 1989-12-23 | 1992-12-22 | Alcatel N.V. | Method of restoring the correct cell sequence, particularly in an atm exchange, and output unit therefor |
US5251205A (en) | 1990-09-04 | 1993-10-05 | Digital Equipment Corporation | Multiple protocol routing |
US5255239A (en) | 1991-08-13 | 1993-10-19 | Cypress Semiconductor Corporation | Bidirectional first-in-first-out memory device with transparent and user-testable capabilities |
US5263169A (en) * | 1989-11-03 | 1993-11-16 | Zoran Corporation | Bus arbitration and resource management for concurrent vector signal processor architecture |
US5313454A (en) | 1992-04-01 | 1994-05-17 | Stratacom, Inc. | Congestion control for cell networks |
WO1994015287A3 (en) | 1992-12-23 | 1994-08-18 | Centre Electron Horloger | Multi-tasking low-power controller |
US5347648A (en) | 1990-06-29 | 1994-09-13 | Digital Equipment Corporation | Ensuring write ordering under writeback cache error conditions |
US5367678A (en) * | 1990-12-06 | 1994-11-22 | The Regents Of The University Of California | Multiprocessor system having statically determining resource allocation schedule at compile time and the using of static schedule with processor signals to control the execution time dynamically |
US5379295A (en) | 1990-07-31 | 1995-01-03 | Nec Corporation | Cross-connect system for asynchronous transfer mode |
US5379432A (en) | 1993-07-19 | 1995-01-03 | Taligent, Inc. | Object-oriented interface for a procedural operating system |
EP0633678A1 (en) * | 1993-06-29 | 1995-01-11 | ALCATEL BELL Naamloze Vennootschap | Resequencing method and resequencing device realizing such a method |
US5390329A (en) | 1990-06-11 | 1995-02-14 | Cray Research, Inc. | Responding to service requests using minimal system-side context in a multiprocessor environment |
US5392391A (en) | 1991-10-18 | 1995-02-21 | Lsi Logic Corporation | High performance graphics applications controller |
US5392412A (en) | 1991-10-03 | 1995-02-21 | Standard Microsystems Corporation | Data communication controller for use with a single-port data packet buffer |
US5392411A (en) | 1992-02-03 | 1995-02-21 | Matsushita Electric Industrial Co., Ltd. | Dual-array register file with overlapping window registers |
US5404469A (en) | 1992-02-25 | 1995-04-04 | Industrial Technology Research Institute | Multi-threaded microprocessor architecture utilizing static interleaving |
US5404464A (en) | 1993-02-11 | 1995-04-04 | Ast Research, Inc. | Bus control system and method that selectively generate an early address strobe |
US5404482A (en) | 1990-06-29 | 1995-04-04 | Digital Equipment Corporation | Processor and method for preventing access to a locked memory block by recording a lock in a content addressable memory with outstanding cache fills |
US5432918A (en) | 1990-06-29 | 1995-07-11 | Digital Equipment Corporation | Method and apparatus for ordering read and write operations using conflict bits in a write queue |
US5448702A (en) | 1993-03-02 | 1995-09-05 | International Business Machines Corporation | Adapters with descriptor queue management capability |
US5450351A (en) | 1993-11-19 | 1995-09-12 | International Business Machines Corporation | Content addressable memory implementation with random access memory |
US5452437A (en) | 1991-11-18 | 1995-09-19 | Motorola, Inc. | Methods of debugging multiprocessor system |
US5452452A (en) | 1990-06-11 | 1995-09-19 | Cray Research, Inc. | System having integrated dispatcher for self scheduling processors to execute multiple types of processes |
US5459843A (en) | 1991-11-26 | 1995-10-17 | International Business Machines Corporation | RISC-type pipeline processor having N slower execution units operating in parallel interleaved and phase offset manner with a faster fetch unit and a faster decoder |
US5459842A (en) | 1992-06-26 | 1995-10-17 | International Business Machines Corporation | System for combining data from multiple CPU write requests via buffers and using read-modify-write operation to write the combined data to the memory |
US5463625A (en) | 1993-09-29 | 1995-10-31 | International Business Machines Corporation | High performance machine for switched communications in a heterogeneous data processing network gateway |
US5467452A (en) | 1992-07-17 | 1995-11-14 | International Business Machines Corporation | Routing control information via a bus selectively controls whether data should be routed through a switch or a bus according to number of destination processors |
US5475856A (en) | 1991-11-27 | 1995-12-12 | International Business Machines Corporation | Dynamic multi-mode parallel processing array |
US5485455A (en) | 1994-01-28 | 1996-01-16 | Cabletron Systems, Inc. | Network having secure fast packet switching and guaranteed quality of service |
US5515296A (en) | 1993-11-24 | 1996-05-07 | Intel Corporation | Scan path for encoding and decoding two-dimensional signals |
US5517648A (en) | 1993-04-30 | 1996-05-14 | Zenith Data Systems Corporation | Symmetric multiprocessing system with unified environment and distributed system functions |
US5539737A (en) | 1994-12-30 | 1996-07-23 | Advanced Micro Devices, Inc. | Programmable disrupt of multicast packets for secure networks |
US5542070A (en) | 1993-05-20 | 1996-07-30 | Ag Communication Systems Corporation | Method for rapid development of software systems |
US5542088A (en) | 1994-04-29 | 1996-07-30 | Intergraph Corporation | Method and apparatus for enabling control of task execution |
US5544236A (en) | 1994-06-10 | 1996-08-06 | At&T Corp. | Access to unsubscribed features |
US5550816A (en) | 1994-12-29 | 1996-08-27 | Storage Technology Corporation | Method and apparatus for virtual switching |
US5557766A (en) | 1991-10-21 | 1996-09-17 | Kabushiki Kaisha Toshiba | High-speed processor for handling multiple interrupts utilizing an exclusive-use bus and current and previous bank pointers to specify a return bank |
US5568476A (en) | 1994-10-26 | 1996-10-22 | 3Com Corporation | Method and apparatus for avoiding packet loss on a CSMA/CD-type local area network using receive-sense-based jam signal |
US5568617A (en) | 1986-03-12 | 1996-10-22 | Hitachi, Ltd. | Processor element having a plurality of processors which communicate with each other and selectively use a common bus |
US5574922A (en) | 1994-06-17 | 1996-11-12 | Apple Computer, Inc. | Processor with sequences of processor instructions for locked memory updates |
US5581729A (en) | 1995-03-31 | 1996-12-03 | Sun Microsystems, Inc. | Parallelized coherent read and writeback transaction processing system for use in a packet switched cache coherent multiprocessor system |
EP0745933A2 (en) * | 1995-06-02 | 1996-12-04 | International Business Machines Corporation | Multiple port register file with interleaved write ports |
US5592622A (en) | 1995-05-10 | 1997-01-07 | 3Com Corporation | Network intermediate system with message passing architecture |
US5613136A (en) | 1991-12-04 | 1997-03-18 | University Of Iowa Research Foundation | Locality manager having memory and independent code, bus interface logic, and synchronization components for a processing element for intercommunication in a latency tolerant multiple processor |
US5613071A (en) | 1995-07-14 | 1997-03-18 | Intel Corporation | Method and apparatus for providing remote memory access in a distributed memory multiprocessor system |
US5617327A (en) | 1993-07-30 | 1997-04-01 | Xilinx, Inc. | Method for entering state flow diagrams using schematic editor programs |
US5623489A (en) | 1991-09-26 | 1997-04-22 | Ipc Information Systems, Inc. | Channel allocation system for distributed digital switching network |
US5627829A (en) | 1993-10-07 | 1997-05-06 | Gleeson; Bryan J. | Method for reducing unnecessary traffic over a computer network |
US5630074A (en) | 1992-12-18 | 1997-05-13 | Network Systems Corporation | Inter-program communication and scheduling method for personal computers |
EP0773648A1 (en) * | 1995-11-07 | 1997-05-14 | ALCATEL BELL Naamloze Vennootschap | Method and apparatus for managing multicast connections |
US5633865A (en) | 1995-03-31 | 1997-05-27 | Netvantage | Apparatus for selectively transferring data packets between local area networks |
US5644623A (en) | 1994-03-01 | 1997-07-01 | Safco Technologies, Inc. | Automated quality assessment system for cellular networks by using DTMF signals |
US5649157A (en) | 1995-03-30 | 1997-07-15 | Hewlett-Packard Co. | Memory controller with priority queues |
US5649110A (en) | 1994-11-07 | 1997-07-15 | Ben-Nun; Michael | Traffic shaping system with virtual circuit table time stamps for asynchronous transfer mode networks |
US5651002A (en) | 1995-07-12 | 1997-07-22 | 3Com Corporation | Internetworking device with enhanced packet header translation and memory |
US5659687A (en) | 1995-11-30 | 1997-08-19 | Electronics & Telecommunications Research Institute | Device for controlling memory data path in parallel processing computer system |
WO1997038372A1 (en) | 1996-04-04 | 1997-10-16 | Videologic Limited | A data processing management system |
US5680641A (en) | 1995-08-16 | 1997-10-21 | Sharp Microelectronics Technology, Inc. | Multiple register bank system for concurrent I/O operation in a CPU datapath |
US5689566A (en) | 1995-10-24 | 1997-11-18 | Nguyen; Minhtam C. | Network with secure communications sessions |
US5692126A (en) | 1995-01-24 | 1997-11-25 | Bell Atlantic Network Services, Inc. | ISDN access to fast packet data network |
EP0809180A2 (en) * | 1996-05-22 | 1997-11-26 | Seiko Epson Corporation | Data processing circuit, microcomputer, and electronic equipment |
US5699537A (en) | 1995-12-22 | 1997-12-16 | Intel Corporation | Processor microarchitecture for efficient dynamic scheduling and execution of chains of dependent instructions |
US5701434A (en) | 1995-03-16 | 1997-12-23 | Hitachi, Ltd. | Interleave memory controller with a common access queue |
US5717898A (en) | 1991-10-11 | 1998-02-10 | Intel Corporation | Cache coherency mechanism for multiprocessor computer systems |
US5721870A (en) | 1994-05-25 | 1998-02-24 | Nec Corporation | Lock control for a shared main storage data processing system |
US5724574A (en) | 1993-12-17 | 1998-03-03 | Remote Systems Company, Llc | Method and apparatus for transferring data to a remote workstation using communications established as a background function at time workstation |
US5740402A (en) | 1993-12-15 | 1998-04-14 | Silicon Graphics, Inc. | Conflict resolution in interleaved memory systems with multiple parallel accesses |
US5742782A (en) | 1994-04-15 | 1998-04-21 | Hitachi, Ltd. | Processing apparatus for executing a plurality of VLIW threads in parallel |
US5742822A (en) | 1994-12-19 | 1998-04-21 | Nec Corporation | Multithreaded processor which dynamically discriminates a parallel execution and a sequential execution of threads |
US5742587A (en) | 1997-02-28 | 1998-04-21 | Lanart Corporation | Load balancing port switching hub |
US5745913A (en) | 1996-08-05 | 1998-04-28 | Exponential Technology, Inc. | Multi-processor DRAM controller that prioritizes row-miss requests to stale banks |
US5751987A (en) | 1990-03-16 | 1998-05-12 | Texas Instruments Incorporated | Distributed processing memory chip with embedded logic having both data memory and broadcast memory |
WO1998020647A1 (en) | 1996-11-08 | 1998-05-14 | Integrated Telecom Technology | Method and apparatus to translate data streams among multiple parties |
US5754764A (en) | 1994-02-22 | 1998-05-19 | National Semiconductor Corp. | Combination of input output circuitry and local area network systems |
US5761507A (en) | 1996-03-05 | 1998-06-02 | International Business Machines Corporation | Client/server architecture supporting concurrent servers within a server with a transaction manager providing server/connection decoupling |
US5761522A (en) | 1995-05-24 | 1998-06-02 | Fuji Xerox Co., Ltd. | Program control system programmable to selectively execute a plurality of programs |
US5764915A (en) | 1996-03-08 | 1998-06-09 | International Business Machines Corporation | Object-oriented communication interface for network protocol access using the selected newly created protocol interface object and newly created protocol layer objects in the protocol stack |
US5768528A (en) | 1996-05-24 | 1998-06-16 | V-Cast, Inc. | Client-server system for delivery of online information |
US5781551A (en) | 1994-09-15 | 1998-07-14 | Texas Instruments Incorporated | Computer communications system with tree architecture and communications method |
US5781774A (en) | 1994-06-29 | 1998-07-14 | Intel Corporation | Processor having operating modes for an upgradeable multiprocessor computer system |
US5784649A (en) | 1996-03-13 | 1998-07-21 | Diamond Multimedia Systems, Inc. | Multi-threaded FIFO pool buffer and bus transfer control system |
US5784712A (en) | 1995-03-01 | 1998-07-21 | Unisys Corporation | Method and apparatus for locally generating addressing information for a memory access |
US5797043A (en) | 1996-03-13 | 1998-08-18 | Diamond Multimedia Systems, Inc. | System for managing the transfer of data between FIFOs within pool memory and peripherals being programmable with identifications of the FIFOs |
US5796413A (en) | 1995-12-06 | 1998-08-18 | Compaq Computer Corporation | Graphics controller utilizing video memory to provide macro command capability and enhanched command buffering |
US5805816A (en) | 1992-05-12 | 1998-09-08 | Compaq Computer Corp. | Network packet switch using shared memory for repeating and bridging packets at media rate |
US5809237A (en) | 1993-11-24 | 1998-09-15 | Intel Corporation | Registration of computer-based conferencing system |
US5809235A (en) | 1996-03-08 | 1998-09-15 | International Business Machines Corporation | Object oriented network event management framework |
US5809530A (en) | 1995-11-13 | 1998-09-15 | Motorola, Inc. | Method and apparatus for processing multiple cache misses using reload folding and store merging |
US5812868A (en) | 1996-09-16 | 1998-09-22 | Motorola Inc. | Method and apparatus for selecting a register file in a data processing system |
US5828901A (en) | 1995-12-21 | 1998-10-27 | Cirrus Logic, Inc. | Method and apparatus for placing multiple frames of data in a buffer in a direct memory access transfer |
US5828863A (en) | 1995-06-09 | 1998-10-27 | Canon Information Systems, Inc. | Interface device connected between a LAN and a printer for outputting formatted debug information about the printer to the printer |
US5828746A (en) | 1995-06-07 | 1998-10-27 | Lucent Technologies Inc. | Telecommunications network |
US5828881A (en) | 1995-11-09 | 1998-10-27 | Chromatic Research, Inc. | System and method for stack-based processing of multiple real-time audio tasks |
US5832215A (en) | 1990-07-10 | 1998-11-03 | Fujitsu Limited | Data gathering/scattering system for a plurality of processors in a parallel computer |
US5835755A (en) | 1994-04-04 | 1998-11-10 | At&T Global Information Solutions Company | Multi-processor computer system for operating parallel client/server database processes |
US5838988A (en) | 1997-06-25 | 1998-11-17 | Sun Microsystems, Inc. | Computer product for precise architectural update in an out-of-order processor |
US5850399A (en) | 1997-04-04 | 1998-12-15 | Ascend Communications, Inc. | Hierarchical packet scheduling method and apparatus |
US5850530A (en) | 1995-12-18 | 1998-12-15 | International Business Machines Corporation | Method and apparatus for improving bus efficiency by enabling arbitration based upon availability of completion data |
US5854922A (en) | 1997-01-16 | 1998-12-29 | Ford Motor Company | Micro-sequencer apparatus and method of combination state machine and instruction memory |
US5857188A (en) | 1996-04-29 | 1999-01-05 | Ncr Corporation | Management of client requests in a client-server environment |
US5860138A (en) | 1995-10-02 | 1999-01-12 | International Business Machines Corporation | Processor with compiler-allocated, variable length intermediate storage |
US5860158A (en) | 1996-11-15 | 1999-01-12 | Samsung Electronics Company, Ltd. | Cache control unit with a cache request transaction-oriented protocol |
US5887134A (en) | 1997-06-30 | 1999-03-23 | Sun Microsystems | System and method for preserving message order while employing both programmed I/O and DMA operations |
US5886992A (en) | 1995-04-14 | 1999-03-23 | Valtion Teknillinen Tutkimuskeskus | Frame synchronized ring system and method |
US5890208A (en) | 1996-03-30 | 1999-03-30 | Samsung Electronics Co., Ltd. | Command executing method for CD-ROM disk drive |
US5892979A (en) | 1994-07-20 | 1999-04-06 | Fujitsu Limited | Queue control apparatus including memory to save data received when capacity of queue is less than a predetermined threshold |
US5898701A (en) | 1995-12-21 | 1999-04-27 | Cypress Semiconductor Corporation | Method and apparatus for testing a device |
US5898686A (en) | 1995-04-25 | 1999-04-27 | Cabletron Systems, Inc. | Network bridge with multicast forwarding table |
US5905889A (en) | 1997-03-20 | 1999-05-18 | International Business Machines Corporation | Resource management system using next available integer from an integer pool and returning the integer thereto as the next available integer upon completion of use |
US5905876A (en) | 1996-12-16 | 1999-05-18 | Intel Corporation | Queue ordering for memory and I/O transactions in a multiple concurrent transaction computer system |
US5909686A (en) | 1997-06-30 | 1999-06-01 | Sun Microsystems, Inc. | Hardware-assisted central processing unit access to a forwarding database |
US5915123A (en) | 1997-10-31 | 1999-06-22 | Silicon Spice | Method and apparatus for controlling configuration memory contexts of processing elements in a network of multiple context processing elements |
US5918235A (en) | 1997-04-04 | 1999-06-29 | Hewlett-Packard Company | Object surrogate with active computation and probablistic counter |
US5933627A (en) | 1996-07-01 | 1999-08-03 | Sun Microsystems | Thread switch on blocked load or store using instruction thread field |
US5937187A (en) | 1996-07-01 | 1999-08-10 | Sun Microsystems, Inc. | Method and apparatus for execution and preemption control of computer process entities |
US5938736A (en) | 1997-06-30 | 1999-08-17 | Sun Microsystems, Inc. | Search engine architecture for a high performance multi-layer switch element |
US5940866A (en) | 1995-12-13 | 1999-08-17 | International Business Machines Corporation | Information handling system having a local address queue for local storage of command blocks transferred from a host processing side |
US5940612A (en) | 1995-09-27 | 1999-08-17 | International Business Machines Corporation | System and method for queuing of tasks in a multiprocessing system |
US5946487A (en) | 1996-06-10 | 1999-08-31 | Lsi Logic Corporation | Object-oriented multi-media architecture |
US5948081A (en) | 1997-12-22 | 1999-09-07 | Compaq Computer Corporation | System for flushing queued memory write request corresponding to a queued read request and all prior write requests with counter indicating requests to be flushed |
US5953336A (en) | 1996-08-05 | 1999-09-14 | Virata Limited | Method and apparatus for source rate pacing in an ATM network |
US5958031A (en) | 1996-06-25 | 1999-09-28 | Samsung Electronics Co., Ltd. | Data transmitting/receiving device of a multiprocessor system and method therefor |
US5961628A (en) | 1997-01-28 | 1999-10-05 | Samsung Electronics Co., Ltd. | Load and store unit for a vector processor |
US5970013A (en) | 1998-02-26 | 1999-10-19 | Lucent Technologies Inc. | Adaptive addressable circuit redundancy method and apparatus with broadcast write |
US5968169A (en) | 1995-06-07 | 1999-10-19 | Advanced Micro Devices, Inc. | Superscalar microprocessor stack structure for judging validity of predicted subroutine return addresses |
US5974518A (en) | 1997-04-10 | 1999-10-26 | Milgo Solutions, Inc. | Smart buffer size adaptation apparatus and method |
US5978838A (en) | 1996-08-19 | 1999-11-02 | Samsung Electronics Co., Ltd. | Coordination and synchronization of an asymmetric, single-chip, dual multiprocessor |
US5983274A (en) | 1997-05-08 | 1999-11-09 | Microsoft Corporation | Creation and use of control information associated with packetized network data by protocol drivers and device drivers |
US5995513A (en) | 1994-09-06 | 1999-11-30 | Sgs-Thomson Microelectronics S.A. | Multitask processing system |
US6012151A (en) | 1996-06-28 | 2000-01-04 | Fujitsu Limited | Information processing apparatus and distributed processing control method |
US6014729A (en) * | 1997-09-29 | 2000-01-11 | Firstpass, Inc. | Shared memory arbitration apparatus and method |
US6023742A (en) | 1996-07-18 | 2000-02-08 | University Of Washington | Reconfigurable computing architecture for providing pipelined data paths |
US6032218A (en) | 1998-05-28 | 2000-02-29 | 3Com Corporation | Configurable weighted round robin arbiter |
US6032190A (en) | 1997-10-03 | 2000-02-29 | Ascend Communications, Inc. | System and method for processing data packets |
US6047002A (en) | 1997-01-16 | 2000-04-04 | Advanced Micro Devices, Inc. | Communication traffic circle system and method for performing packet conversion and routing between different packet formats including an instruction field |
US6049867A (en) | 1995-06-07 | 2000-04-11 | International Business Machines Corporation | Method and system for multi-thread switching only when a cache miss occurs at a second or higher level |
US6058168A (en) | 1995-12-29 | 2000-05-02 | Tixi.Com Gmbh Telecommunication Systems | Method and microcomputer system for the automatic, secure and direct transmission of data |
US6061710A (en) | 1997-10-29 | 2000-05-09 | International Business Machines Corporation | Multithreaded processor incorporating a thread latch register for interrupt service new pending threads |
US6067300A (en) | 1998-06-11 | 2000-05-23 | Cabletron Systems, Inc. | Method and apparatus for optimizing the transfer of data packets between local area networks |
US6067585A (en) | 1997-06-23 | 2000-05-23 | Compaq Computer Corporation | Adaptive interface controller that can operate with segments of different protocol and transmission rates in a single integrated device |
US6070231A (en) | 1997-12-02 | 2000-05-30 | Intel Corporation | Method and apparatus for processing memory requests that require coherency transactions |
US6072781A (en) | 1996-10-22 | 2000-06-06 | International Business Machines Corporation | Multi-tasking adapter for parallel network applications |
US6073215A (en) | 1998-08-03 | 2000-06-06 | Motorola, Inc. | Data processing system having a data prefetch mechanism and method therefor |
US6079008A (en) | 1998-04-03 | 2000-06-20 | Patton Electronics Co. | Multiple thread multiple data predictive coded parallel processing system and method |
WO2000038376A1 (en) | 1998-12-22 | 2000-06-29 | Power X Limited | Distributed hierarchical scheduling and arbitration for bandwidth allocation |
US6085215A (en) | 1993-03-26 | 2000-07-04 | Cabletron Systems, Inc. | Scheduling mechanism using predetermined limited execution time processing threads in a communication network |
US6085294A (en) | 1997-10-24 | 2000-07-04 | Compaq Computer Corporation | Distributed data dependency stall mechanism |
US6085248A (en) | 1997-02-11 | 2000-07-04 | Xaqtu Corporation | Media access control transmitter and parallel network management system |
US6092158A (en) | 1997-06-13 | 2000-07-18 | Intel Corporation | Method and apparatus for arbitrating between command streams |
US6092127A (en) | 1998-05-15 | 2000-07-18 | Hewlett-Packard Company | Dynamic allocation and reallocation of buffers in links of chained DMA operations by receiving notification of buffer full and maintaining a queue of buffers available |
US6104700A (en) | 1997-08-29 | 2000-08-15 | Extreme Networks | Policy based quality of service |
US6111886A (en) | 1997-03-07 | 2000-08-29 | Advanced Micro Devices, Inc. | Apparatus for and method of communicating among devices interconnected on a bus |
US6112016A (en) | 1995-04-12 | 2000-08-29 | Intel Corporation | Method and apparatus for sharing a signal line between agents |
US6122251A (en) | 1996-11-13 | 2000-09-19 | Nec Corporation | Switch control circuit and control method of ATM switchboard |
US6128669A (en) | 1997-09-30 | 2000-10-03 | Compaq Computer Corporation | System having a bridge with distributed burst engine to decouple input/output task from a processor |
US6134665A (en) | 1998-01-20 | 2000-10-17 | Digital Equipment Corporation | Computer with remote wake up and transmission of a status packet when the computer fails a self test |
US6141765A (en) | 1997-05-19 | 2000-10-31 | Gigabus, Inc. | Low power, high speed communications bus |
US6141689A (en) | 1993-10-01 | 2000-10-31 | International Business Machines Corp. | Method and mechanism for allocating switched communications ports in a heterogeneous data processing network gateway |
US6141677A (en) | 1995-10-13 | 2000-10-31 | Apple Computer, Inc. | Method and system for assigning threads to active sessions |
US6145054A (en) | 1998-01-21 | 2000-11-07 | Sun Microsystems, Inc. | Apparatus and method for handling multiple mergeable misses in a non-blocking cache |
US6144669A (en) | 1997-12-12 | 2000-11-07 | Newbridge Networks Corporation | Prioritized PVC management queues for improved frame processing capabilities |
US6157955A (en) | 1998-06-15 | 2000-12-05 | Intel Corporation | Packet processing system including a policy engine having a classification unit |
US6160562A (en) | 1998-08-18 | 2000-12-12 | Compaq Computer Corporation | System and method for aligning an initial cache line of data read from local memory by an input/output device |
US6170051B1 (en) | 1997-08-01 | 2001-01-02 | Micron Technology, Inc. | Apparatus and method for program level parallelism in a VLIW processor |
WO2000056024A3 (en) | 1999-03-17 | 2001-01-04 | Broadcom Corp | Network switch |
US6175927B1 (en) | 1998-10-06 | 2001-01-16 | International Business Machine Corporation | Alert mechanism for service interruption from power loss |
US6182177B1 (en) | 1997-06-13 | 2001-01-30 | Intel Corporation | Method and apparatus for maintaining one or more queues of elements such as commands using one or more token queues |
US6195676B1 (en) | 1989-12-29 | 2001-02-27 | Silicon Graphics, Inc. | Method and apparatus for user side scheduling in a multiprocessor operating system program that implements distributive scheduling of processes |
US6199133B1 (en) | 1996-03-29 | 2001-03-06 | Compaq Computer Corporation | Management communication bus for networking devices |
WO2001017179A1 (en) | 1999-08-27 | 2001-03-08 | International Business Machines Corporation | Network switch using network processor and methods |
WO2001016718A1 (en) | 1999-08-31 | 2001-03-08 | Intel Corporation | Execution of multiple threads in a parallel processor |
WO2001016770A1 (en) | 1999-08-31 | 2001-03-08 | Intel Corporation | Sdram controller for parallel processor architecture |
US6201807B1 (en) | 1996-02-27 | 2001-03-13 | Lucent Technologies | Real-time hardware method and apparatus for reducing queue processing |
US6212544B1 (en) | 1997-10-23 | 2001-04-03 | International Business Machines Corporation | Altering thread priorities in a multithreaded processor |
US6212604B1 (en) | 1998-12-03 | 2001-04-03 | Sun Microsystems, Inc. | Shared instruction cache for multiple processors |
US6212542B1 (en) | 1996-12-16 | 2001-04-03 | International Business Machines Corporation | Method and system for executing a program within a multiscalar processor by processing linked thread descriptors |
US6212611B1 (en) | 1998-11-03 | 2001-04-03 | Intel Corporation | Method and apparatus for providing a pipelined memory controller |
US6216220B1 (en) | 1998-04-08 | 2001-04-10 | Hyundai Electronics Industries Co., Ltd. | Multithreaded data processing method with long latency subinstructions |
US6223207B1 (en) | 1995-04-24 | 2001-04-24 | Microsoft Corporation | Input/output completion port queue data structures and methods for using same |
US6223279B1 (en) | 1991-04-30 | 2001-04-24 | Kabushiki Kaisha Toshiba | Single chip microcomputer having a dedicated address bus and dedicated data bus for transferring register bank data to and from an on-line RAM |
US6223243B1 (en) | 1997-06-12 | 2001-04-24 | Nec Corporation | Access control method with plural users having I/O commands prioritized in queues corresponding to plural memory units |
US6223274B1 (en) | 1997-11-19 | 2001-04-24 | Interuniversitair Micro-Elecktronica Centrum (Imec) | Power-and speed-efficient data storage/transfer architecture models and design methodologies for programmable or reusable multi-media processors |
US6223238B1 (en) | 1998-03-31 | 2001-04-24 | Micron Electronics, Inc. | Method of peer-to-peer mastering over a computer bus |
WO2001031856A1 (en) | 1999-10-25 | 2001-05-03 | E-Cell Technologies | Dsl access multiplexer |
US6247025B1 (en) | 1997-07-17 | 2001-06-12 | International Business Machines Corporation | Locking and unlocking mechanism for controlling concurrent access to objects |
US6256713B1 (en) | 1999-04-29 | 2001-07-03 | International Business Machines Corporation | Bus optimization with read/write coherence including ordering responsive to collisions |
US6269391B1 (en) | 1997-02-24 | 2001-07-31 | Novell, Inc. | Multi-processor scheduling kernel |
US6272616B1 (en) | 1998-06-17 | 2001-08-07 | Agere Systems Guardian Corp. | Method and apparatus for executing multiple instruction streams in a digital processor with multiple data paths |
US6272109B1 (en) | 1997-11-18 | 2001-08-07 | Cabletron Systems, Inc. | Hierarchical schedules for different ATM traffic |
US6272520B1 (en) | 1997-12-31 | 2001-08-07 | Intel Corporation | Method for detecting thread switch events |
US6275505B1 (en) | 1998-05-30 | 2001-08-14 | Alcatel Canada Inc. | Method and apparatus for packetizing data into a data stream |
US6279113B1 (en) | 1998-03-16 | 2001-08-21 | Internet Tools, Inc. | Dynamic signature inspection-based network intrusion detection |
US6282169B1 (en) | 1999-06-11 | 2001-08-28 | Amplify.Net Inc. | Serial redundant bypass control mechanism for maintaining network bandwidth management service |
US6286083B1 (en) | 1998-07-08 | 2001-09-04 | Compaq Computer Corporation | Computer system with adaptive memory arbitration scheme |
US6289011B1 (en) | 1997-05-21 | 2001-09-11 | Samsung Electronics Co., Ltd. | 2n×n multiplexing switch |
US20010023487A1 (en) | 2000-03-15 | 2001-09-20 | Akiko Kawamoto | Multicast system, authentication server terminal, multicast receiver terminal controlling method, and storage medium |
US6298370B1 (en) | 1997-04-04 | 2001-10-02 | Texas Instruments Incorporated | Computer operating process allocating tasks between first and second processors at run time based upon current processor load |
US6307789B1 (en) | 1999-12-28 | 2001-10-23 | Intel Corporation | Scratchpad memory |
US6311261B1 (en) | 1995-06-12 | 2001-10-30 | Georgia Tech Research Corporation | Apparatus and method for improving superscalar processors |
US6320861B1 (en) | 1998-05-15 | 2001-11-20 | Marconi Communications, Inc. | Hybrid scheme for queuing in a shared memory ATM switch buffer |
US6324624B1 (en) | 1999-12-28 | 2001-11-27 | Intel Corporation | Read lock miss control and queue management |
US6335932B2 (en) | 1998-07-08 | 2002-01-01 | Broadcom Corporation | High performance self balancing low cost network switching architecture based on distributed hierarchical shared memory |
US6338078B1 (en) | 1998-12-17 | 2002-01-08 | International Business Machines Corporation | System and method for sequencing packets for multiprocessor parallelization in a computer network system |
WO2001050679A3 (en) | 1999-12-29 | 2002-01-17 | Intel Corp | Method and apparatus for gigabit packet assignment for multithreaded packet processing |
WO2001050247A3 (en) | 2000-01-05 | 2002-01-31 | Intel Corp | Memory shared between processing threads |
US6345334B1 (en) | 1998-01-07 | 2002-02-05 | Nec Corporation | High speed semiconductor memory device capable of changing data sequence for burst transmission |
US6347344B1 (en) * | 1998-10-14 | 2002-02-12 | Hitachi, Ltd. | Integrated multimedia system with local processor, data transfer switch, processing modules, fixed functional unit, data streamer, interface unit and multiplexer, all integrated on multimedia processor |
US6349331B1 (en) | 1998-06-05 | 2002-02-19 | Lsi Logic Corporation | Multiple channel communication system with shared autonegotiation controller |
US20020027448A1 (en) | 1998-06-11 | 2002-03-07 | Tommaso Bacigalupo | Pull up/pull down logic for holding a defined value during power down mode |
US6356962B1 (en) | 1998-09-30 | 2002-03-12 | Stmicroelectronics, Inc. | Network device and method of controlling flow of data arranged in frames in a data-based network |
US6360277B1 (en) | 1998-07-22 | 2002-03-19 | Crydom Corporation | Addressable intelligent relay |
US6360262B1 (en) | 1997-11-24 | 2002-03-19 | International Business Machines Corporation | Mapping web server objects to TCP/IP ports |
US6359911B1 (en) | 1998-12-04 | 2002-03-19 | Koninklijke Philips Electronics N.V. (Kpenv) | MPEG-2 transport demultiplexor architecture with non-time-critical post-processing of packet information |
US6366998B1 (en) | 1998-10-14 | 2002-04-02 | Conexant Systems, Inc. | Reconfigurable functional units for implementing a hybrid VLIW-SIMD programming model |
US6373848B1 (en) | 1998-07-28 | 2002-04-16 | International Business Machines Corporation | Architecture for a multi-port adapter with a single media access control (MAC) |
US6377998B2 (en) | 1997-08-22 | 2002-04-23 | Nortel Networks Limited | Method and apparatus for performing frame processing for a network |
US6389031B1 (en) | 1997-11-05 | 2002-05-14 | Polytechnic University | Methods and apparatus for fairly scheduling queued packets using a ram-based search engine |
US6389449B1 (en) | 1998-12-16 | 2002-05-14 | Clearwater Networks, Inc. | Interstream control and communications for multi-streaming digital processors |
US6393026B1 (en) | 1998-09-17 | 2002-05-21 | Nortel Networks Limited | Data packet processing system and method for a router |
US6393483B1 (en) | 1997-06-30 | 2002-05-21 | Adaptec, Inc. | Method and apparatus for network interface card load balancing and port aggregation |
US6404737B1 (en) | 2000-08-10 | 2002-06-11 | Ahead Communications Systems, Inc. | Multi-tiered shaping allowing both shaped and unshaped virtual circuits to be provisioned in a single virtual path |
US20020075878A1 (en) | 1998-08-25 | 2002-06-20 | Chin Lee | Ip multicast interface |
WO2001016782A9 (en) | 1999-08-31 | 2002-06-27 | Intel Corp | Parallel processor architecture |
US6415338B1 (en) | 1998-02-11 | 2002-07-02 | Globespan, Inc. | System for writing a data value at a starting address to a number of consecutive locations equal to a segment length identifier |
US6418488B1 (en) | 1998-12-18 | 2002-07-09 | Emc Corporation | Data transfer state machines |
WO2001048606A3 (en) | 1999-12-28 | 2002-07-11 | Intel Corp | Allocation of data to threads in multi-threaded network processor |
US6424659B2 (en) | 1998-07-17 | 2002-07-23 | Network Equipment Technologies, Inc. | Multi-layer switching apparatus and method |
US6424657B1 (en) | 2000-08-10 | 2002-07-23 | Verizon Communications Inc. | Traffic queueing for remote terminal DSLAMs |
US6426940B1 (en) | 1997-06-30 | 2002-07-30 | Samsung Electronics, Co. Ltd. | Large scaled fault tolerant ATM switch and a self-routing method in a 2N×N multiplexing switch |
US6426943B1 (en) | 1998-04-10 | 2002-07-30 | Top Layer Networks, Inc. | Application-level data communication switching system and process for automatic detection of and quality of service adjustment for bulk data transfers |
US6427196B1 (en) | 1999-08-31 | 2002-07-30 | Intel Corporation | SRAM controller for parallel processor architecture including address and command queue and arbiter |
US6430626B1 (en) | 1996-12-30 | 2002-08-06 | Compaq Computer Corporation | Network switch with a multiple bus structure and a bridge interface for transferring network data between different buses |
US6434145B1 (en) | 1998-06-22 | 2002-08-13 | Applied Micro Circuits Corporation | Processing of network data by parallel processing channels |
US6438134B1 (en) | 1998-08-19 | 2002-08-20 | Alcatel Canada Inc. | Two-component bandwidth scheduler having application in multi-class digital communications systems |
US6438132B1 (en) | 1998-10-14 | 2002-08-20 | Nortel Networks Limited | Virtual port scheduler |
US20020118692A1 (en) | 2001-01-04 | 2002-08-29 | Oberman Stuart F. | Ensuring proper packet ordering in a cut-through and early-forwarding network switch |
US6453404B1 (en) | 1999-05-27 | 2002-09-17 | Microsoft Corporation | Distributed data cache with memory allocation model |
US6457015B1 (en) | 1999-05-07 | 2002-09-24 | Network Appliance, Inc. | Adaptive and generalized status monitor |
US6463035B1 (en) | 1998-12-30 | 2002-10-08 | At&T Corp | Method and apparatus for initiating an upward signaling control channel in a fast packet network |
US6463480B2 (en) | 1996-07-04 | 2002-10-08 | International Business Machines Corporation | Method and system of processing a plurality of data processing requests, and method and system of executing a program |
US6463072B1 (en) | 1999-12-28 | 2002-10-08 | Intel Corporation | Method and apparatus for sharing access to a bus |
US6463527B1 (en) | 1997-03-21 | 2002-10-08 | Uzi Y. Vishkin | Spawn-join instruction set architecture for providing explicit multithreading |
US6466898B1 (en) | 1999-01-12 | 2002-10-15 | Terence Chan | Multithreaded, mixed hardware description languages logic simulation on engineering workstations |
US20020150047A1 (en) | 2001-04-17 | 2002-10-17 | Globespanvirata Incorporated | System and method for scheduling transmission of asynchronous transfer mode cells |
US6477562B2 (en) | 1998-12-16 | 2002-11-05 | Clearwater Networks, Inc. | Prioritized instruction scheduling for multi-streaming processors |
WO2001048619A3 (en) | 1999-12-28 | 2002-11-14 | Intel Corp | Distributed memory control and bandwidth optimization |
US6484224B1 (en) | 1999-11-29 | 2002-11-19 | Cisco Technology Inc. | Multi-interface symmetric multiprocessor |
US20020181194A1 (en) | 2001-06-04 | 2002-12-05 | Sun Microsystems, Inc. | Computer bus rack having an increased density of card slots |
US6501731B1 (en) | 1998-06-27 | 2002-12-31 | Intel Corporation | CBR/VBR traffic scheduler |
US6507862B1 (en) | 1999-05-11 | 2003-01-14 | Sun Microsystems, Inc. | Switching method in a multi-threaded processor |
US6522188B1 (en) | 1998-04-10 | 2003-02-18 | Top Layer Networks, Inc. | High-speed data bus for network switching |
US6526452B1 (en) | 1998-11-17 | 2003-02-25 | Cisco Technology, Inc. | Methods and apparatus for providing interfaces for mixed topology data switching system |
US6526451B2 (en) | 1998-09-30 | 2003-02-25 | Stmicroelectronics, Inc. | Method and network device for creating circular queue structures in shared memory |
US6529983B1 (en) | 1999-11-03 | 2003-03-04 | Cisco Technology, Inc. | Group and virtual locking mechanism for inter processor synchronization |
US20030043803A1 (en) | 2001-08-31 | 2003-03-06 | Hooper Donald F. | Transmitting multicast data packets |
US6532509B1 (en) * | 1999-12-22 | 2003-03-11 | Intel Corporation | Arbitrating command requests in a parallel multi-threaded processing system |
US6535878B1 (en) | 1997-05-02 | 2003-03-18 | Roxio, Inc. | Method and system for providing on-line interactivity over a server-client network |
WO2003030461A1 (en) | 2001-09-28 | 2003-04-10 | Intel Corporation | Method, apparatus and computer program for the decapsulation and encapsulation of packets with multiple headers |
US6552826B2 (en) | 1997-02-21 | 2003-04-22 | Worldquest Network, Inc. | Facsimile network |
US6553406B1 (en) | 2000-08-03 | 2003-04-22 | Prelude Systems, Inc. | Process thread system receiving request packet from server thread, initiating process thread in response to request packet, synchronizing thread process between clients-servers. |
US20030086434A1 (en) | 2001-11-02 | 2003-05-08 | Kloth Axel K. | SRAM based cache for DRAM routing table lookups |
US6570850B1 (en) | 1998-04-23 | 2003-05-27 | Giganet, Inc. | System and method for regulating message flow in a digital data network |
US20030105917A1 (en) | 1999-12-17 | 2003-06-05 | Farrell L. Ostler | Circular address register |
US20030110166A1 (en) | 2001-12-12 | 2003-06-12 | Gilbert Wolrich | Queue management |
US20030115347A1 (en) | 2001-12-18 | 2003-06-19 | Gilbert Wolrich | Control mechanisms for enqueue and dequeue operations in a pipelined network processor |
US20030115426A1 (en) | 2001-12-17 | 2003-06-19 | Rosenbluth Mark B. | Congestion management for high speed queuing |
US6584522B1 (en) | 1999-12-30 | 2003-06-24 | Intel Corporation | Communication between processors |
US20030131198A1 (en) | 2002-01-07 | 2003-07-10 | Gilbert Wolrich | Queue array caching in network devices |
US20030140196A1 (en) | 2002-01-23 | 2003-07-24 | Gilbert Wolrich | Enqueue operations for multi-buffer packets |
US6604125B1 (en) | 1999-09-24 | 2003-08-05 | Sun Microsystems, Inc. | Mechanism for enabling a thread unaware or non thread safe application to be executed safely in a multi-threaded environment |
US20030147409A1 (en) | 2002-02-01 | 2003-08-07 | Gilbert Wolrich | Processing data packets |
US20030161303A1 (en) | 2002-02-22 | 2003-08-28 | Nortel Networks Limited | Traffic switching using multi-dimensional packet classification |
US20030161337A1 (en) | 2001-07-12 | 2003-08-28 | Weinman Joseph Bernard | Broadcast/multicast system and protocol for circuit-switched networks |
US6628668B1 (en) | 1999-03-16 | 2003-09-30 | Fujitsu Network Communications, Inc. | Crosspoint switch bandwidth allocation management |
US6629147B1 (en) | 2000-03-31 | 2003-09-30 | Intel Corporation | Segmentation and reassembly of data frames |
US6629236B1 (en) | 1999-11-12 | 2003-09-30 | International Business Machines Corporation | Master-slave latch circuit for multithreaded processing |
US6631422B1 (en) | 1999-08-26 | 2003-10-07 | International Business Machines Corporation | Network adapter utilizing a hashing function for distributing packets to multiple processors for parallel processing |
US6631430B1 (en) | 1999-12-28 | 2003-10-07 | Intel Corporation | Optimizations to receive packet status from fifo bus |
US6658551B1 (en) | 2000-03-30 | 2003-12-02 | Agere Systems Inc. | Method and apparatus for identifying splittable packets in a multithreaded VLIW processor |
US6657963B1 (en) | 1999-07-30 | 2003-12-02 | Alcatel Canada Inc. | Method and apparatus for controlling data congestion in a frame relay/ATM internetworking system |
US6661774B1 (en) | 1999-02-16 | 2003-12-09 | Efficient Networks, Inc. | System and method for traffic shaping packet-based signals |
US6665699B1 (en) | 1999-09-23 | 2003-12-16 | Bull Hn Information Systems Inc. | Method and data processing system providing processor affinity dispatching |
US6665755B2 (en) * | 2000-12-22 | 2003-12-16 | Nortel Networks Limited | External memory engine selectable pipeline architecture |
US20030231635A1 (en) | 2002-06-18 | 2003-12-18 | Kalkunte Suresh S. | Scheduling system for transmission of cells to ATM virtual circuits and DSL ports |
US6671827B2 (en) | 2000-12-21 | 2003-12-30 | Intel Corporation | Journaling for parallel hardware threads in multithreaded processor |
US6675192B2 (en) | 1999-10-01 | 2004-01-06 | Hewlett-Packard Development Company, L.P. | Temporary halting of thread execution until monitoring of armed events to memory location identified in working registers |
US6675190B1 (en) | 1998-10-08 | 2004-01-06 | Alcatel | Method for cooperative multitasking in a communications network, and a network element for carrying out the method |
US6678746B1 (en) | 2000-08-01 | 2004-01-13 | Hewlett-Packard Development Company, L.P. | Processing network packets |
US6680933B1 (en) | 1999-09-23 | 2004-01-20 | Nortel Networks Limited | Telecommunications switches and methods for their operation |
US6684326B1 (en) | 1999-03-31 | 2004-01-27 | International Business Machines Corporation | Method and system for authenticated boot operations in a computer system of a networked computing environment |
US6694380B1 (en) | 1999-12-27 | 2004-02-17 | Intel Corporation | Mapping requests from a processing unit that uses memory-mapped input-output space |
US6697379B1 (en) | 1998-05-18 | 2004-02-24 | Inria Institut National De Recherche En Informatique Et En Automatique | System for transmitting messages to improved stations, and corresponding processing |
US20040052269A1 (en) | 2002-09-12 | 2004-03-18 | Hooper Donald F. | Multiple calendar schedule reservation structure and method |
US20040059828A1 (en) | 2002-09-19 | 2004-03-25 | Hooper Donald F. | DSL transmit traffic shaper structure and procedure |
US6721325B1 (en) | 1998-04-23 | 2004-04-13 | Alcatel Canada Inc. | Fair share scheduling of multiple service classes with prioritized shaping |
US6724767B1 (en) | 1998-06-27 | 2004-04-20 | Intel Corporation | Two-dimensional queuing/de-queuing methods and systems for implementing the same |
US6732187B1 (en) | 1999-09-24 | 2004-05-04 | Cisco Technology, Inc. | Opaque packet handles |
US20040085901A1 (en) | 2002-11-05 | 2004-05-06 | Hooper Donald F. | Flow control in a network environment |
US6754211B1 (en) | 1999-12-01 | 2004-06-22 | Mosaid Technologies, Inc. | Method and apparatus for wire speed IP multicast forwarding |
US6754222B1 (en) | 1999-06-12 | 2004-06-22 | Samsung Electronic Co., Ltd. | Packet switching apparatus and method in data network |
US6768717B1 (en) | 1999-05-28 | 2004-07-27 | Network Equipment Technologies, Inc. | Apparatus and method for traffic shaping in a network switch |
US6775284B1 (en) | 2000-01-07 | 2004-08-10 | International Business Machines Corporation | Method and system for frame and protocol classification |
US6798744B1 (en) | 1999-05-14 | 2004-09-28 | Pmc-Sierra, Inc. | Method and apparatus for interconnection of flow-controlled communication |
US6826615B2 (en) | 1999-10-14 | 2004-11-30 | Bluearc Uk Limited | Apparatus and method for hardware implementation or acceleration of operating system functions |
US20040252686A1 (en) | 2003-06-16 | 2004-12-16 | Hooper Donald F. | Processing a data packet |
US6834053B1 (en) | 2000-10-27 | 2004-12-21 | Nortel Networks Limited | Distributed traffic scheduler |
US6856622B1 (en) | 2001-02-20 | 2005-02-15 | Pmc-Sierra, Inc. | Multicast cell scheduling protocol |
US6873618B1 (en) | 1999-03-16 | 2005-03-29 | Nortel Networks Limited | Multipoint network routing protocol |
US6925637B2 (en) | 1998-11-16 | 2005-08-02 | Esmertec Ag | Low-contention grey object sets for concurrent, marking garbage collection |
US6931641B1 (en) | 2000-04-04 | 2005-08-16 | International Business Machines Corporation | Controller for multiple instruction thread processors |
US6934951B2 (en) | 2002-01-17 | 2005-08-23 | Intel Corporation | Parallel processor with functional pipeline providing programming engines by supporting multiple contexts and critical section |
US6938147B1 (en) | 1999-05-11 | 2005-08-30 | Sun Microsystems, Inc. | Processor with multiple-thread, vertically-threaded pipeline |
US6944850B2 (en) | 2000-12-21 | 2005-09-13 | Intel Corporation | Hop method for stepping parallel hardware threads |
US6952824B1 (en) | 1999-12-30 | 2005-10-04 | Intel Corporation | Multi-threaded sequenced receive for fast network port stream of packets |
US6959002B2 (en) * | 2001-05-01 | 2005-10-25 | Integrated Device Technology, Inc. | Traffic manager for network switch port |
US6967963B1 (en) * | 1998-12-01 | 2005-11-22 | 3Com Corporation | Telecommunication method for ensuring on-time delivery of packets containing time-sensitive data |
US6976095B1 (en) * | 1999-12-30 | 2005-12-13 | Intel Corporation | Port blocking technique for maintaining receive packet ordering for a multiple ethernet port switch |
US6981077B2 (en) * | 2000-12-22 | 2005-12-27 | Nortel Networks Limited | Global access bus architecture |
US20060007871A1 (en) | 2000-03-22 | 2006-01-12 | Welin Andrew M | Systems, processes and integrated circuits for improved packet scheduling of media over packet |
US7065569B2 (en) * | 2001-01-09 | 2006-06-20 | Turin Networks, Inc. | System and method for remote traffic management in a communication network |
US7069548B2 (en) * | 2002-06-28 | 2006-06-27 | Intel Corporation | Inter-procedure global register allocation method |
US7096277B2 (en) * | 2002-08-07 | 2006-08-22 | Intel Corporation | Distributed lookup based on packet contents |
US7100102B2 (en) * | 2003-09-18 | 2006-08-29 | Intel Corporation | Method and apparatus for performing cyclic redundancy checks |
US7111072B1 (en) * | 2000-09-13 | 2006-09-19 | Cosine Communications, Inc. | Packet routing system and method |
US7124196B2 (en) * | 2002-08-07 | 2006-10-17 | Intel Corporation | Processing a network packet using queues |
US7149786B1 (en) * | 1998-10-06 | 2006-12-12 | Jetter Ag | Network for data transmission |
US7181742B2 (en) * | 2002-11-19 | 2007-02-20 | Intel Corporation | Allocation of packets and threads |
US7248584B2 (en) * | 2002-08-07 | 2007-07-24 | Intel Corporation | Network packet processing |
-
1999
- 1999-12-22 US US09/470,541 patent/US6532509B1/en not_active Expired - Lifetime
-
2003
- 2003-01-09 US US10/339,221 patent/US6587906B2/en not_active Ceased
-
2005
- 2005-06-22 US US11/159,427 patent/USRE41849E1/en not_active Expired - Lifetime
Patent Citations (410)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3373408A (en) | 1965-04-16 | 1968-03-12 | Rca Corp | Computer capable of switching between programs without storage and retrieval of the contents of operation registers |
US3478322A (en) | 1967-05-23 | 1969-11-11 | Ibm | Data processor employing electronically changeable control storage |
US3623001A (en) | 1970-01-06 | 1971-11-23 | Peripheral Business Equipment | Input data preparation system |
US3736566A (en) | 1971-08-18 | 1973-05-29 | Ibm | Central processing unit with hardware controlled checkpoint and retry facilities |
US3792441A (en) | 1972-03-08 | 1974-02-12 | Burroughs Corp | Micro-program having an overlay micro-instruction |
US3940745A (en) | 1973-06-05 | 1976-02-24 | Ing. C. Olivetti & C., S.P.A. | Data processing unit having a plurality of hardware circuits for processing data at different priority levels |
US3889243A (en) | 1973-10-18 | 1975-06-10 | Ibm | Stack mechanism for a data processor |
US4016548A (en) | 1975-04-11 | 1977-04-05 | Sperry Rand Corporation | Communication multiplexer module |
US4032899A (en) | 1975-05-05 | 1977-06-28 | International Business Machines Corporation | Apparatus and method for switching of data |
US4075691A (en) | 1975-11-06 | 1978-02-21 | Bunker Ramo Corporation | Communication control unit |
US4130890A (en) | 1977-06-08 | 1978-12-19 | Itt Industries, Inc. | Integrated DDC memory with bitwise erase |
US4514807A (en) | 1980-05-21 | 1985-04-30 | Tatsuo Nogi | Parallel computer |
US4400770A (en) | 1980-11-10 | 1983-08-23 | International Business Machines Corporation | Cache synonym detection and handling means |
US4523272A (en) | 1981-04-10 | 1985-06-11 | Hitachi, Ltd. | Bus selection control in a data transmission apparatus for a multiprocessor system |
JPS59111533A (en) | 1982-12-17 | 1984-06-27 | Hitachi Ltd | Digital data arithmetic circuit |
US4831358A (en) | 1982-12-21 | 1989-05-16 | Texas Instruments Incorporated | Communications system employing control line minimization |
US4658351A (en) | 1984-10-09 | 1987-04-14 | Wang Laboratories, Inc. | Task control means for a multi-tasking data processing system |
US4890222A (en) | 1984-12-17 | 1989-12-26 | Honeywell Inc. | Apparatus for substantially syncronizing the timing subsystems of the physical modules of a local area network |
US4709347A (en) | 1984-12-17 | 1987-11-24 | Honeywell Inc. | Method and apparatus for synchronizing the timing subsystems of the physical modules of a local area network |
US4858108A (en) | 1985-03-20 | 1989-08-15 | Hitachi, Ltd. | Priority control architecture for input/output operation |
US4745544A (en) | 1985-12-12 | 1988-05-17 | Texas Instruments Incorporated | Master/slave sequencing processor with forced I/O |
US4788640A (en) | 1986-01-17 | 1988-11-29 | Intel Corporation | Priority logic system |
US5568617A (en) | 1986-03-12 | 1996-10-22 | Hitachi, Ltd. | Processor element having a plurality of processors which communicate with each other and selectively use a common bus |
US4890218A (en) | 1986-07-02 | 1989-12-26 | Raytheon Company | Variable length instruction decoding apparatus having cross coupled first and second microengines |
US4866664A (en) | 1987-03-09 | 1989-09-12 | Unisys Corporation | Intercomputer communication control apparatus & method |
US5142683A (en) | 1987-03-09 | 1992-08-25 | Unisys Corporation | Intercomputer communication control apparatus and method |
US4991112A (en) | 1987-12-23 | 1991-02-05 | U.S. Philips Corporation | Graphics system with graphics controller and DRAM controller |
US5115507A (en) | 1987-12-23 | 1992-05-19 | U.S. Philips Corp. | System for management of the priorities of access to a memory and its application |
US5140685A (en) | 1988-03-14 | 1992-08-18 | Unisys Corporation | Record lock processing for multiprocessing data system with majority voting |
EP0379709A2 (en) * | 1989-01-27 | 1990-08-01 | International Business Machines Corporation | Single-fifo high speed combining switch |
US5155854A (en) * | 1989-02-03 | 1992-10-13 | Digital Equipment Corporation | System for arbitrating communication requests using multi-pass control unit based on availability of system resources |
US5155831A (en) | 1989-04-24 | 1992-10-13 | International Business Machines Corporation | Data processing system with fast queue store interposed between store-through caches and a main memory |
US5168555A (en) | 1989-09-06 | 1992-12-01 | Unisys Corporation | Initial program load control |
US5263169A (en) * | 1989-11-03 | 1993-11-16 | Zoran Corporation | Bus arbitration and resource management for concurrent vector signal processor architecture |
US5173897A (en) | 1989-12-23 | 1992-12-22 | Alcatel N.V. | Method of restoring the correct cell sequence, particularly in an atm exchange, and output unit therefor |
US6195676B1 (en) | 1989-12-29 | 2001-02-27 | Silicon Graphics, Inc. | Method and apparatus for user side scheduling in a multiprocessor operating system program that implements distributive scheduling of processes |
US5751987A (en) | 1990-03-16 | 1998-05-12 | Texas Instruments Incorporated | Distributed processing memory chip with embedded logic having both data memory and broadcast memory |
US5452452A (en) | 1990-06-11 | 1995-09-19 | Cray Research, Inc. | System having integrated dispatcher for self scheduling processors to execute multiple types of processes |
US5390329A (en) | 1990-06-11 | 1995-02-14 | Cray Research, Inc. | Responding to service requests using minimal system-side context in a multiprocessor environment |
US5347648A (en) | 1990-06-29 | 1994-09-13 | Digital Equipment Corporation | Ensuring write ordering under writeback cache error conditions |
EP0464715A2 (en) * | 1990-06-29 | 1992-01-08 | Digital Equipment Corporation | Interlock queueing |
US5432918A (en) | 1990-06-29 | 1995-07-11 | Digital Equipment Corporation | Method and apparatus for ordering read and write operations using conflict bits in a write queue |
US5404482A (en) | 1990-06-29 | 1995-04-04 | Digital Equipment Corporation | Processor and method for preventing access to a locked memory block by recording a lock in a content addressable memory with outstanding cache fills |
US5832215A (en) | 1990-07-10 | 1998-11-03 | Fujitsu Limited | Data gathering/scattering system for a plurality of processors in a parallel computer |
US5379295A (en) | 1990-07-31 | 1995-01-03 | Nec Corporation | Cross-connect system for asynchronous transfer mode |
US5251205A (en) | 1990-09-04 | 1993-10-05 | Digital Equipment Corporation | Multiple protocol routing |
US5367678A (en) * | 1990-12-06 | 1994-11-22 | The Regents Of The University Of California | Multiprocessor system having statically determining resource allocation schedule at compile time and the using of static schedule with processor signals to control the execution time dynamically |
US6223279B1 (en) | 1991-04-30 | 2001-04-24 | Kabushiki Kaisha Toshiba | Single chip microcomputer having a dedicated address bus and dedicated data bus for transferring register bank data to and from an on-line RAM |
US5255239A (en) | 1991-08-13 | 1993-10-19 | Cypress Semiconductor Corporation | Bidirectional first-in-first-out memory device with transparent and user-testable capabilities |
US5623489A (en) | 1991-09-26 | 1997-04-22 | Ipc Information Systems, Inc. | Channel allocation system for distributed digital switching network |
US5392412A (en) | 1991-10-03 | 1995-02-21 | Standard Microsystems Corporation | Data communication controller for use with a single-port data packet buffer |
US5717898A (en) | 1991-10-11 | 1998-02-10 | Intel Corporation | Cache coherency mechanism for multiprocessor computer systems |
US5392391A (en) | 1991-10-18 | 1995-02-21 | Lsi Logic Corporation | High performance graphics applications controller |
US5557766A (en) | 1991-10-21 | 1996-09-17 | Kabushiki Kaisha Toshiba | High-speed processor for handling multiple interrupts utilizing an exclusive-use bus and current and previous bank pointers to specify a return bank |
US5452437A (en) | 1991-11-18 | 1995-09-19 | Motorola, Inc. | Methods of debugging multiprocessor system |
US5459843A (en) | 1991-11-26 | 1995-10-17 | International Business Machines Corporation | RISC-type pipeline processor having N slower execution units operating in parallel interleaved and phase offset manner with a faster fetch unit and a faster decoder |
US5475856A (en) | 1991-11-27 | 1995-12-12 | International Business Machines Corporation | Dynamic multi-mode parallel processing array |
US5613136A (en) | 1991-12-04 | 1997-03-18 | University Of Iowa Research Foundation | Locality manager having memory and independent code, bus interface logic, and synchronization components for a processing element for intercommunication in a latency tolerant multiple processor |
US5392411A (en) | 1992-02-03 | 1995-02-21 | Matsushita Electric Industrial Co., Ltd. | Dual-array register file with overlapping window registers |
US5404469A (en) | 1992-02-25 | 1995-04-04 | Industrial Technology Research Institute | Multi-threaded microprocessor architecture utilizing static interleaving |
US5313454A (en) | 1992-04-01 | 1994-05-17 | Stratacom, Inc. | Congestion control for cell networks |
US5805816A (en) | 1992-05-12 | 1998-09-08 | Compaq Computer Corp. | Network packet switch using shared memory for repeating and bridging packets at media rate |
US5459842A (en) | 1992-06-26 | 1995-10-17 | International Business Machines Corporation | System for combining data from multiple CPU write requests via buffers and using read-modify-write operation to write the combined data to the memory |
US5467452A (en) | 1992-07-17 | 1995-11-14 | International Business Machines Corporation | Routing control information via a bus selectively controls whether data should be routed through a switch or a bus according to number of destination processors |
US5630074A (en) | 1992-12-18 | 1997-05-13 | Network Systems Corporation | Inter-program communication and scheduling method for personal computers |
WO1994015287A3 (en) | 1992-12-23 | 1994-08-18 | Centre Electron Horloger | Multi-tasking low-power controller |
US5630130A (en) | 1992-12-23 | 1997-05-13 | Centre Electronique Horloger S.A. | Multi-tasking low-power controller having multiple program counters |
US5404464A (en) | 1993-02-11 | 1995-04-04 | Ast Research, Inc. | Bus control system and method that selectively generate an early address strobe |
US5448702A (en) | 1993-03-02 | 1995-09-05 | International Business Machines Corporation | Adapters with descriptor queue management capability |
US6085215A (en) | 1993-03-26 | 2000-07-04 | Cabletron Systems, Inc. | Scheduling mechanism using predetermined limited execution time processing threads in a communication network |
US5517648A (en) | 1993-04-30 | 1996-05-14 | Zenith Data Systems Corporation | Symmetric multiprocessing system with unified environment and distributed system functions |
US5542070A (en) | 1993-05-20 | 1996-07-30 | Ag Communication Systems Corporation | Method for rapid development of software systems |
EP0633678A1 (en) * | 1993-06-29 | 1995-01-11 | ALCATEL BELL Naamloze Vennootschap | Resequencing method and resequencing device realizing such a method |
US5379432A (en) | 1993-07-19 | 1995-01-03 | Taligent, Inc. | Object-oriented interface for a procedural operating system |
US5617327A (en) | 1993-07-30 | 1997-04-01 | Xilinx, Inc. | Method for entering state flow diagrams using schematic editor programs |
US5463625A (en) | 1993-09-29 | 1995-10-31 | International Business Machines Corporation | High performance machine for switched communications in a heterogeneous data processing network gateway |
US6141689A (en) | 1993-10-01 | 2000-10-31 | International Business Machines Corp. | Method and mechanism for allocating switched communications ports in a heterogeneous data processing network gateway |
US5627829A (en) | 1993-10-07 | 1997-05-06 | Gleeson; Bryan J. | Method for reducing unnecessary traffic over a computer network |
US5450351A (en) | 1993-11-19 | 1995-09-12 | International Business Machines Corporation | Content addressable memory implementation with random access memory |
US5809237A (en) | 1993-11-24 | 1998-09-15 | Intel Corporation | Registration of computer-based conferencing system |
US5515296A (en) | 1993-11-24 | 1996-05-07 | Intel Corporation | Scan path for encoding and decoding two-dimensional signals |
US5740402A (en) | 1993-12-15 | 1998-04-14 | Silicon Graphics, Inc. | Conflict resolution in interleaved memory systems with multiple parallel accesses |
US5724574A (en) | 1993-12-17 | 1998-03-03 | Remote Systems Company, Llc | Method and apparatus for transferring data to a remote workstation using communications established as a background function at time workstation |
US5485455A (en) | 1994-01-28 | 1996-01-16 | Cabletron Systems, Inc. | Network having secure fast packet switching and guaranteed quality of service |
US5754764A (en) | 1994-02-22 | 1998-05-19 | National Semiconductor Corp. | Combination of input output circuitry and local area network systems |
US5644623A (en) | 1994-03-01 | 1997-07-01 | Safco Technologies, Inc. | Automated quality assessment system for cellular networks by using DTMF signals |
US5835755A (en) | 1994-04-04 | 1998-11-10 | At&T Global Information Solutions Company | Multi-processor computer system for operating parallel client/server database processes |
US5742782A (en) | 1994-04-15 | 1998-04-21 | Hitachi, Ltd. | Processing apparatus for executing a plurality of VLIW threads in parallel |
US5542088A (en) | 1994-04-29 | 1996-07-30 | Intergraph Corporation | Method and apparatus for enabling control of task execution |
US5721870A (en) | 1994-05-25 | 1998-02-24 | Nec Corporation | Lock control for a shared main storage data processing system |
US5544236A (en) | 1994-06-10 | 1996-08-06 | At&T Corp. | Access to unsubscribed features |
US5574922A (en) | 1994-06-17 | 1996-11-12 | Apple Computer, Inc. | Processor with sequences of processor instructions for locked memory updates |
US5781774A (en) | 1994-06-29 | 1998-07-14 | Intel Corporation | Processor having operating modes for an upgradeable multiprocessor computer system |
US5892979A (en) | 1994-07-20 | 1999-04-06 | Fujitsu Limited | Queue control apparatus including memory to save data received when capacity of queue is less than a predetermined threshold |
US5995513A (en) | 1994-09-06 | 1999-11-30 | Sgs-Thomson Microelectronics S.A. | Multitask processing system |
US5781551A (en) | 1994-09-15 | 1998-07-14 | Texas Instruments Incorporated | Computer communications system with tree architecture and communications method |
US5568476A (en) | 1994-10-26 | 1996-10-22 | 3Com Corporation | Method and apparatus for avoiding packet loss on a CSMA/CD-type local area network using receive-sense-based jam signal |
US5649110A (en) | 1994-11-07 | 1997-07-15 | Ben-Nun; Michael | Traffic shaping system with virtual circuit table time stamps for asynchronous transfer mode networks |
US5742822A (en) | 1994-12-19 | 1998-04-21 | Nec Corporation | Multithreaded processor which dynamically discriminates a parallel execution and a sequential execution of threads |
US5550816A (en) | 1994-12-29 | 1996-08-27 | Storage Technology Corporation | Method and apparatus for virtual switching |
US5539737A (en) | 1994-12-30 | 1996-07-23 | Advanced Micro Devices, Inc. | Programmable disrupt of multicast packets for secure networks |
US5692126A (en) | 1995-01-24 | 1997-11-25 | Bell Atlantic Network Services, Inc. | ISDN access to fast packet data network |
US5784712A (en) | 1995-03-01 | 1998-07-21 | Unisys Corporation | Method and apparatus for locally generating addressing information for a memory access |
US5701434A (en) | 1995-03-16 | 1997-12-23 | Hitachi, Ltd. | Interleave memory controller with a common access queue |
US5649157A (en) | 1995-03-30 | 1997-07-15 | Hewlett-Packard Co. | Memory controller with priority queues |
US5633865A (en) | 1995-03-31 | 1997-05-27 | Netvantage | Apparatus for selectively transferring data packets between local area networks |
US5581729A (en) | 1995-03-31 | 1996-12-03 | Sun Microsystems, Inc. | Parallelized coherent read and writeback transaction processing system for use in a packet switched cache coherent multiprocessor system |
US6112016A (en) | 1995-04-12 | 2000-08-29 | Intel Corporation | Method and apparatus for sharing a signal line between agents |
US5886992A (en) | 1995-04-14 | 1999-03-23 | Valtion Teknillinen Tutkimuskeskus | Frame synchronized ring system and method |
US6223207B1 (en) | 1995-04-24 | 2001-04-24 | Microsoft Corporation | Input/output completion port queue data structures and methods for using same |
US5898686A (en) | 1995-04-25 | 1999-04-27 | Cabletron Systems, Inc. | Network bridge with multicast forwarding table |
US5592622A (en) | 1995-05-10 | 1997-01-07 | 3Com Corporation | Network intermediate system with message passing architecture |
US5761522A (en) | 1995-05-24 | 1998-06-02 | Fuji Xerox Co., Ltd. | Program control system programmable to selectively execute a plurality of programs |
EP0745933A2 (en) * | 1995-06-02 | 1996-12-04 | International Business Machines Corporation | Multiple port register file with interleaved write ports |
US5828746A (en) | 1995-06-07 | 1998-10-27 | Lucent Technologies Inc. | Telecommunications network |
US5968169A (en) | 1995-06-07 | 1999-10-19 | Advanced Micro Devices, Inc. | Superscalar microprocessor stack structure for judging validity of predicted subroutine return addresses |
US6049867A (en) | 1995-06-07 | 2000-04-11 | International Business Machines Corporation | Method and system for multi-thread switching only when a cache miss occurs at a second or higher level |
US5828863A (en) | 1995-06-09 | 1998-10-27 | Canon Information Systems, Inc. | Interface device connected between a LAN and a printer for outputting formatted debug information about the printer to the printer |
US6311261B1 (en) | 1995-06-12 | 2001-10-30 | Georgia Tech Research Corporation | Apparatus and method for improving superscalar processors |
US5651002A (en) | 1995-07-12 | 1997-07-22 | 3Com Corporation | Internetworking device with enhanced packet header translation and memory |
US5613071A (en) | 1995-07-14 | 1997-03-18 | Intel Corporation | Method and apparatus for providing remote memory access in a distributed memory multiprocessor system |
US5680641A (en) | 1995-08-16 | 1997-10-21 | Sharp Microelectronics Technology, Inc. | Multiple register bank system for concurrent I/O operation in a CPU datapath |
US5940612A (en) | 1995-09-27 | 1999-08-17 | International Business Machines Corporation | System and method for queuing of tasks in a multiprocessing system |
US5860138A (en) | 1995-10-02 | 1999-01-12 | International Business Machines Corporation | Processor with compiler-allocated, variable length intermediate storage |
US6141677A (en) | 1995-10-13 | 2000-10-31 | Apple Computer, Inc. | Method and system for assigning threads to active sessions |
US5689566A (en) | 1995-10-24 | 1997-11-18 | Nguyen; Minhtam C. | Network with secure communications sessions |
EP0773648A1 (en) * | 1995-11-07 | 1997-05-14 | ALCATEL BELL Naamloze Vennootschap | Method and apparatus for managing multicast connections |
US5828881A (en) | 1995-11-09 | 1998-10-27 | Chromatic Research, Inc. | System and method for stack-based processing of multiple real-time audio tasks |
US5809530A (en) | 1995-11-13 | 1998-09-15 | Motorola, Inc. | Method and apparatus for processing multiple cache misses using reload folding and store merging |
US5659687A (en) | 1995-11-30 | 1997-08-19 | Electronics & Telecommunications Research Institute | Device for controlling memory data path in parallel processing computer system |
US5796413A (en) | 1995-12-06 | 1998-08-18 | Compaq Computer Corporation | Graphics controller utilizing video memory to provide macro command capability and enhanched command buffering |
US5940866A (en) | 1995-12-13 | 1999-08-17 | International Business Machines Corporation | Information handling system having a local address queue for local storage of command blocks transferred from a host processing side |
US5850530A (en) | 1995-12-18 | 1998-12-15 | International Business Machines Corporation | Method and apparatus for improving bus efficiency by enabling arbitration based upon availability of completion data |
US5828901A (en) | 1995-12-21 | 1998-10-27 | Cirrus Logic, Inc. | Method and apparatus for placing multiple frames of data in a buffer in a direct memory access transfer |
US5898701A (en) | 1995-12-21 | 1999-04-27 | Cypress Semiconductor Corporation | Method and apparatus for testing a device |
US5699537A (en) | 1995-12-22 | 1997-12-16 | Intel Corporation | Processor microarchitecture for efficient dynamic scheduling and execution of chains of dependent instructions |
US6058168A (en) | 1995-12-29 | 2000-05-02 | Tixi.Com Gmbh Telecommunication Systems | Method and microcomputer system for the automatic, secure and direct transmission of data |
US6201807B1 (en) | 1996-02-27 | 2001-03-13 | Lucent Technologies | Real-time hardware method and apparatus for reducing queue processing |
US5761507A (en) | 1996-03-05 | 1998-06-02 | International Business Machines Corporation | Client/server architecture supporting concurrent servers within a server with a transaction manager providing server/connection decoupling |
US5809235A (en) | 1996-03-08 | 1998-09-15 | International Business Machines Corporation | Object oriented network event management framework |
US5764915A (en) | 1996-03-08 | 1998-06-09 | International Business Machines Corporation | Object-oriented communication interface for network protocol access using the selected newly created protocol interface object and newly created protocol layer objects in the protocol stack |
US5784649A (en) | 1996-03-13 | 1998-07-21 | Diamond Multimedia Systems, Inc. | Multi-threaded FIFO pool buffer and bus transfer control system |
US5797043A (en) | 1996-03-13 | 1998-08-18 | Diamond Multimedia Systems, Inc. | System for managing the transfer of data between FIFOs within pool memory and peripherals being programmable with identifications of the FIFOs |
US6199133B1 (en) | 1996-03-29 | 2001-03-06 | Compaq Computer Corporation | Management communication bus for networking devices |
US5890208A (en) | 1996-03-30 | 1999-03-30 | Samsung Electronics Co., Ltd. | Command executing method for CD-ROM disk drive |
WO1997038372A1 (en) | 1996-04-04 | 1997-10-16 | Videologic Limited | A data processing management system |
US5857188A (en) | 1996-04-29 | 1999-01-05 | Ncr Corporation | Management of client requests in a client-server environment |
EP0809180A2 (en) * | 1996-05-22 | 1997-11-26 | Seiko Epson Corporation | Data processing circuit, microcomputer, and electronic equipment |
US5768528A (en) | 1996-05-24 | 1998-06-16 | V-Cast, Inc. | Client-server system for delivery of online information |
US5946487A (en) | 1996-06-10 | 1999-08-31 | Lsi Logic Corporation | Object-oriented multi-media architecture |
US5958031A (en) | 1996-06-25 | 1999-09-28 | Samsung Electronics Co., Ltd. | Data transmitting/receiving device of a multiprocessor system and method therefor |
US6012151A (en) | 1996-06-28 | 2000-01-04 | Fujitsu Limited | Information processing apparatus and distributed processing control method |
US5937187A (en) | 1996-07-01 | 1999-08-10 | Sun Microsystems, Inc. | Method and apparatus for execution and preemption control of computer process entities |
US6295600B1 (en) | 1996-07-01 | 2001-09-25 | Sun Microsystems, Inc. | Thread switch on blocked load or store using instruction thread field |
US5933627A (en) | 1996-07-01 | 1999-08-03 | Sun Microsystems | Thread switch on blocked load or store using instruction thread field |
US6463480B2 (en) | 1996-07-04 | 2002-10-08 | International Business Machines Corporation | Method and system of processing a plurality of data processing requests, and method and system of executing a program |
US6023742A (en) | 1996-07-18 | 2000-02-08 | University Of Washington | Reconfigurable computing architecture for providing pipelined data paths |
US5745913A (en) | 1996-08-05 | 1998-04-28 | Exponential Technology, Inc. | Multi-processor DRAM controller that prioritizes row-miss requests to stale banks |
US5953336A (en) | 1996-08-05 | 1999-09-14 | Virata Limited | Method and apparatus for source rate pacing in an ATM network |
US5978838A (en) | 1996-08-19 | 1999-11-02 | Samsung Electronics Co., Ltd. | Coordination and synchronization of an asymmetric, single-chip, dual multiprocessor |
US5812868A (en) | 1996-09-16 | 1998-09-22 | Motorola Inc. | Method and apparatus for selecting a register file in a data processing system |
US6072781A (en) | 1996-10-22 | 2000-06-06 | International Business Machines Corporation | Multi-tasking adapter for parallel network applications |
WO1998020647A1 (en) | 1996-11-08 | 1998-05-14 | Integrated Telecom Technology | Method and apparatus to translate data streams among multiple parties |
US6122251A (en) | 1996-11-13 | 2000-09-19 | Nec Corporation | Switch control circuit and control method of ATM switchboard |
US5860158A (en) | 1996-11-15 | 1999-01-12 | Samsung Electronics Company, Ltd. | Cache control unit with a cache request transaction-oriented protocol |
US5905876A (en) | 1996-12-16 | 1999-05-18 | Intel Corporation | Queue ordering for memory and I/O transactions in a multiple concurrent transaction computer system |
US6212542B1 (en) | 1996-12-16 | 2001-04-03 | International Business Machines Corporation | Method and system for executing a program within a multiscalar processor by processing linked thread descriptors |
US6430626B1 (en) | 1996-12-30 | 2002-08-06 | Compaq Computer Corporation | Network switch with a multiple bus structure and a bridge interface for transferring network data between different buses |
US6047002A (en) | 1997-01-16 | 2000-04-04 | Advanced Micro Devices, Inc. | Communication traffic circle system and method for performing packet conversion and routing between different packet formats including an instruction field |
US5854922A (en) | 1997-01-16 | 1998-12-29 | Ford Motor Company | Micro-sequencer apparatus and method of combination state machine and instruction memory |
US5961628A (en) | 1997-01-28 | 1999-10-05 | Samsung Electronics Co., Ltd. | Load and store unit for a vector processor |
US6085248A (en) | 1997-02-11 | 2000-07-04 | Xaqtu Corporation | Media access control transmitter and parallel network management system |
US6552826B2 (en) | 1997-02-21 | 2003-04-22 | Worldquest Network, Inc. | Facsimile network |
US6269391B1 (en) | 1997-02-24 | 2001-07-31 | Novell, Inc. | Multi-processor scheduling kernel |
US5742587A (en) | 1997-02-28 | 1998-04-21 | Lanart Corporation | Load balancing port switching hub |
US6111886A (en) | 1997-03-07 | 2000-08-29 | Advanced Micro Devices, Inc. | Apparatus for and method of communicating among devices interconnected on a bus |
US5905889A (en) | 1997-03-20 | 1999-05-18 | International Business Machines Corporation | Resource management system using next available integer from an integer pool and returning the integer thereto as the next available integer upon completion of use |
US6463527B1 (en) | 1997-03-21 | 2002-10-08 | Uzi Y. Vishkin | Spawn-join instruction set architecture for providing explicit multithreading |
US5918235A (en) | 1997-04-04 | 1999-06-29 | Hewlett-Packard Company | Object surrogate with active computation and probablistic counter |
US6298370B1 (en) | 1997-04-04 | 2001-10-02 | Texas Instruments Incorporated | Computer operating process allocating tasks between first and second processors at run time based upon current processor load |
US5850399A (en) | 1997-04-04 | 1998-12-15 | Ascend Communications, Inc. | Hierarchical packet scheduling method and apparatus |
US5974518A (en) | 1997-04-10 | 1999-10-26 | Milgo Solutions, Inc. | Smart buffer size adaptation apparatus and method |
US6535878B1 (en) | 1997-05-02 | 2003-03-18 | Roxio, Inc. | Method and system for providing on-line interactivity over a server-client network |
US5983274A (en) | 1997-05-08 | 1999-11-09 | Microsoft Corporation | Creation and use of control information associated with packetized network data by protocol drivers and device drivers |
US6141765A (en) | 1997-05-19 | 2000-10-31 | Gigabus, Inc. | Low power, high speed communications bus |
US6289011B1 (en) | 1997-05-21 | 2001-09-11 | Samsung Electronics Co., Ltd. | 2n×n multiplexing switch |
US6223243B1 (en) | 1997-06-12 | 2001-04-24 | Nec Corporation | Access control method with plural users having I/O commands prioritized in queues corresponding to plural memory units |
US6092158A (en) | 1997-06-13 | 2000-07-18 | Intel Corporation | Method and apparatus for arbitrating between command streams |
US6182177B1 (en) | 1997-06-13 | 2001-01-30 | Intel Corporation | Method and apparatus for maintaining one or more queues of elements such as commands using one or more token queues |
US6067585A (en) | 1997-06-23 | 2000-05-23 | Compaq Computer Corporation | Adaptive interface controller that can operate with segments of different protocol and transmission rates in a single integrated device |
US5838988A (en) | 1997-06-25 | 1998-11-17 | Sun Microsystems, Inc. | Computer product for precise architectural update in an out-of-order processor |
US5909686A (en) | 1997-06-30 | 1999-06-01 | Sun Microsystems, Inc. | Hardware-assisted central processing unit access to a forwarding database |
US5887134A (en) | 1997-06-30 | 1999-03-23 | Sun Microsystems | System and method for preserving message order while employing both programmed I/O and DMA operations |
US6426940B1 (en) | 1997-06-30 | 2002-07-30 | Samsung Electronics, Co. Ltd. | Large scaled fault tolerant ATM switch and a self-routing method in a 2N×N multiplexing switch |
US6393483B1 (en) | 1997-06-30 | 2002-05-21 | Adaptec, Inc. | Method and apparatus for network interface card load balancing and port aggregation |
US5938736A (en) | 1997-06-30 | 1999-08-17 | Sun Microsystems, Inc. | Search engine architecture for a high performance multi-layer switch element |
US6247025B1 (en) | 1997-07-17 | 2001-06-12 | International Business Machines Corporation | Locking and unlocking mechanism for controlling concurrent access to objects |
US6170051B1 (en) | 1997-08-01 | 2001-01-02 | Micron Technology, Inc. | Apparatus and method for program level parallelism in a VLIW processor |
US6377998B2 (en) | 1997-08-22 | 2002-04-23 | Nortel Networks Limited | Method and apparatus for performing frame processing for a network |
US6104700A (en) | 1997-08-29 | 2000-08-15 | Extreme Networks | Policy based quality of service |
US6014729A (en) * | 1997-09-29 | 2000-01-11 | Firstpass, Inc. | Shared memory arbitration apparatus and method |
US6128669A (en) | 1997-09-30 | 2000-10-03 | Compaq Computer Corporation | System having a bridge with distributed burst engine to decouple input/output task from a processor |
US6032190A (en) | 1997-10-03 | 2000-02-29 | Ascend Communications, Inc. | System and method for processing data packets |
US6212544B1 (en) | 1997-10-23 | 2001-04-03 | International Business Machines Corporation | Altering thread priorities in a multithreaded processor |
US6085294A (en) | 1997-10-24 | 2000-07-04 | Compaq Computer Corporation | Distributed data dependency stall mechanism |
US6061710A (en) | 1997-10-29 | 2000-05-09 | International Business Machines Corporation | Multithreaded processor incorporating a thread latch register for interrupt service new pending threads |
US5915123A (en) | 1997-10-31 | 1999-06-22 | Silicon Spice | Method and apparatus for controlling configuration memory contexts of processing elements in a network of multiple context processing elements |
US6389031B1 (en) | 1997-11-05 | 2002-05-14 | Polytechnic University | Methods and apparatus for fairly scheduling queued packets using a ram-based search engine |
US6272109B1 (en) | 1997-11-18 | 2001-08-07 | Cabletron Systems, Inc. | Hierarchical schedules for different ATM traffic |
US6223274B1 (en) | 1997-11-19 | 2001-04-24 | Interuniversitair Micro-Elecktronica Centrum (Imec) | Power-and speed-efficient data storage/transfer architecture models and design methodologies for programmable or reusable multi-media processors |
US6360262B1 (en) | 1997-11-24 | 2002-03-19 | International Business Machines Corporation | Mapping web server objects to TCP/IP ports |
US6070231A (en) | 1997-12-02 | 2000-05-30 | Intel Corporation | Method and apparatus for processing memory requests that require coherency transactions |
US6144669A (en) | 1997-12-12 | 2000-11-07 | Newbridge Networks Corporation | Prioritized PVC management queues for improved frame processing capabilities |
US5948081A (en) | 1997-12-22 | 1999-09-07 | Compaq Computer Corporation | System for flushing queued memory write request corresponding to a queued read request and all prior write requests with counter indicating requests to be flushed |
US6272520B1 (en) | 1997-12-31 | 2001-08-07 | Intel Corporation | Method for detecting thread switch events |
US6345334B1 (en) | 1998-01-07 | 2002-02-05 | Nec Corporation | High speed semiconductor memory device capable of changing data sequence for burst transmission |
US6134665A (en) | 1998-01-20 | 2000-10-17 | Digital Equipment Corporation | Computer with remote wake up and transmission of a status packet when the computer fails a self test |
US6145054A (en) | 1998-01-21 | 2000-11-07 | Sun Microsystems, Inc. | Apparatus and method for handling multiple mergeable misses in a non-blocking cache |
US6415338B1 (en) | 1998-02-11 | 2002-07-02 | Globespan, Inc. | System for writing a data value at a starting address to a number of consecutive locations equal to a segment length identifier |
US5970013A (en) | 1998-02-26 | 1999-10-19 | Lucent Technologies Inc. | Adaptive addressable circuit redundancy method and apparatus with broadcast write |
US6279113B1 (en) | 1998-03-16 | 2001-08-21 | Internet Tools, Inc. | Dynamic signature inspection-based network intrusion detection |
US6223238B1 (en) | 1998-03-31 | 2001-04-24 | Micron Electronics, Inc. | Method of peer-to-peer mastering over a computer bus |
US6079008A (en) | 1998-04-03 | 2000-06-20 | Patton Electronics Co. | Multiple thread multiple data predictive coded parallel processing system and method |
US6216220B1 (en) | 1998-04-08 | 2001-04-10 | Hyundai Electronics Industries Co., Ltd. | Multithreaded data processing method with long latency subinstructions |
US6426943B1 (en) | 1998-04-10 | 2002-07-30 | Top Layer Networks, Inc. | Application-level data communication switching system and process for automatic detection of and quality of service adjustment for bulk data transfers |
US6522188B1 (en) | 1998-04-10 | 2003-02-18 | Top Layer Networks, Inc. | High-speed data bus for network switching |
US6721325B1 (en) | 1998-04-23 | 2004-04-13 | Alcatel Canada Inc. | Fair share scheduling of multiple service classes with prioritized shaping |
US6570850B1 (en) | 1998-04-23 | 2003-05-27 | Giganet, Inc. | System and method for regulating message flow in a digital data network |
US6092127A (en) | 1998-05-15 | 2000-07-18 | Hewlett-Packard Company | Dynamic allocation and reallocation of buffers in links of chained DMA operations by receiving notification of buffer full and maintaining a queue of buffers available |
US6320861B1 (en) | 1998-05-15 | 2001-11-20 | Marconi Communications, Inc. | Hybrid scheme for queuing in a shared memory ATM switch buffer |
EP0959602B1 (en) | 1998-05-18 | 2006-02-15 | Inria Institut National De Recherche En Informatique Et En Automatique | Arrangement for the transmission of messages with improved stations and corresponding method |
US6697379B1 (en) | 1998-05-18 | 2004-02-24 | Inria Institut National De Recherche En Informatique Et En Automatique | System for transmitting messages to improved stations, and corresponding processing |
US6032218A (en) | 1998-05-28 | 2000-02-29 | 3Com Corporation | Configurable weighted round robin arbiter |
US6275505B1 (en) | 1998-05-30 | 2001-08-14 | Alcatel Canada Inc. | Method and apparatus for packetizing data into a data stream |
US6349331B1 (en) | 1998-06-05 | 2002-02-19 | Lsi Logic Corporation | Multiple channel communication system with shared autonegotiation controller |
US6448812B1 (en) | 1998-06-11 | 2002-09-10 | Infineon Technologies North America Corp. | Pull up/pull down logic for holding a defined value during power down mode |
US6067300A (en) | 1998-06-11 | 2000-05-23 | Cabletron Systems, Inc. | Method and apparatus for optimizing the transfer of data packets between local area networks |
US20020027448A1 (en) | 1998-06-11 | 2002-03-07 | Tommaso Bacigalupo | Pull up/pull down logic for holding a defined value during power down mode |
US20040148382A1 (en) | 1998-06-15 | 2004-07-29 | Narad Charles E. | Language for handling network packets |
US6157955A (en) | 1998-06-15 | 2000-12-05 | Intel Corporation | Packet processing system including a policy engine having a classification unit |
US6272616B1 (en) | 1998-06-17 | 2001-08-07 | Agere Systems Guardian Corp. | Method and apparatus for executing multiple instruction streams in a digital processor with multiple data paths |
US6434145B1 (en) | 1998-06-22 | 2002-08-13 | Applied Micro Circuits Corporation | Processing of network data by parallel processing channels |
US6724767B1 (en) | 1998-06-27 | 2004-04-20 | Intel Corporation | Two-dimensional queuing/de-queuing methods and systems for implementing the same |
US6501731B1 (en) | 1998-06-27 | 2002-12-31 | Intel Corporation | CBR/VBR traffic scheduler |
US6335932B2 (en) | 1998-07-08 | 2002-01-01 | Broadcom Corporation | High performance self balancing low cost network switching architecture based on distributed hierarchical shared memory |
US6286083B1 (en) | 1998-07-08 | 2001-09-04 | Compaq Computer Corporation | Computer system with adaptive memory arbitration scheme |
US6424659B2 (en) | 1998-07-17 | 2002-07-23 | Network Equipment Technologies, Inc. | Multi-layer switching apparatus and method |
US6360277B1 (en) | 1998-07-22 | 2002-03-19 | Crydom Corporation | Addressable intelligent relay |
US6373848B1 (en) | 1998-07-28 | 2002-04-16 | International Business Machines Corporation | Architecture for a multi-port adapter with a single media access control (MAC) |
US6073215A (en) | 1998-08-03 | 2000-06-06 | Motorola, Inc. | Data processing system having a data prefetch mechanism and method therefor |
US6160562A (en) | 1998-08-18 | 2000-12-12 | Compaq Computer Corporation | System and method for aligning an initial cache line of data read from local memory by an input/output device |
US6438134B1 (en) | 1998-08-19 | 2002-08-20 | Alcatel Canada Inc. | Two-component bandwidth scheduler having application in multi-class digital communications systems |
US20020075878A1 (en) | 1998-08-25 | 2002-06-20 | Chin Lee | Ip multicast interface |
US6393026B1 (en) | 1998-09-17 | 2002-05-21 | Nortel Networks Limited | Data packet processing system and method for a router |
US6526451B2 (en) | 1998-09-30 | 2003-02-25 | Stmicroelectronics, Inc. | Method and network device for creating circular queue structures in shared memory |
US6356962B1 (en) | 1998-09-30 | 2002-03-12 | Stmicroelectronics, Inc. | Network device and method of controlling flow of data arranged in frames in a data-based network |
US6175927B1 (en) | 1998-10-06 | 2001-01-16 | International Business Machine Corporation | Alert mechanism for service interruption from power loss |
US7149786B1 (en) * | 1998-10-06 | 2006-12-12 | Jetter Ag | Network for data transmission |
US6675190B1 (en) | 1998-10-08 | 2004-01-06 | Alcatel | Method for cooperative multitasking in a communications network, and a network element for carrying out the method |
US6347344B1 (en) * | 1998-10-14 | 2002-02-12 | Hitachi, Ltd. | Integrated multimedia system with local processor, data transfer switch, processing modules, fixed functional unit, data streamer, interface unit and multiplexer, all integrated on multimedia processor |
US6438132B1 (en) | 1998-10-14 | 2002-08-20 | Nortel Networks Limited | Virtual port scheduler |
US6366998B1 (en) | 1998-10-14 | 2002-04-02 | Conexant Systems, Inc. | Reconfigurable functional units for implementing a hybrid VLIW-SIMD programming model |
US6212611B1 (en) | 1998-11-03 | 2001-04-03 | Intel Corporation | Method and apparatus for providing a pipelined memory controller |
US6925637B2 (en) | 1998-11-16 | 2005-08-02 | Esmertec Ag | Low-contention grey object sets for concurrent, marking garbage collection |
US6526452B1 (en) | 1998-11-17 | 2003-02-25 | Cisco Technology, Inc. | Methods and apparatus for providing interfaces for mixed topology data switching system |
US6967963B1 (en) * | 1998-12-01 | 2005-11-22 | 3Com Corporation | Telecommunication method for ensuring on-time delivery of packets containing time-sensitive data |
US6212604B1 (en) | 1998-12-03 | 2001-04-03 | Sun Microsystems, Inc. | Shared instruction cache for multiple processors |
US6359911B1 (en) | 1998-12-04 | 2002-03-19 | Koninklijke Philips Electronics N.V. (Kpenv) | MPEG-2 transport demultiplexor architecture with non-time-critical post-processing of packet information |
US6477562B2 (en) | 1998-12-16 | 2002-11-05 | Clearwater Networks, Inc. | Prioritized instruction scheduling for multi-streaming processors |
US6389449B1 (en) | 1998-12-16 | 2002-05-14 | Clearwater Networks, Inc. | Interstream control and communications for multi-streaming digital processors |
US6338078B1 (en) | 1998-12-17 | 2002-01-08 | International Business Machines Corporation | System and method for sequencing packets for multiprocessor parallelization in a computer network system |
US6418488B1 (en) | 1998-12-18 | 2002-07-09 | Emc Corporation | Data transfer state machines |
WO2000038376A1 (en) | 1998-12-22 | 2000-06-29 | Power X Limited | Distributed hierarchical scheduling and arbitration for bandwidth allocation |
US6463035B1 (en) | 1998-12-30 | 2002-10-08 | At&T Corp | Method and apparatus for initiating an upward signaling control channel in a fast packet network |
US6466898B1 (en) | 1999-01-12 | 2002-10-15 | Terence Chan | Multithreaded, mixed hardware description languages logic simulation on engineering workstations |
US6661774B1 (en) | 1999-02-16 | 2003-12-09 | Efficient Networks, Inc. | System and method for traffic shaping packet-based signals |
US6628668B1 (en) | 1999-03-16 | 2003-09-30 | Fujitsu Network Communications, Inc. | Crosspoint switch bandwidth allocation management |
US6873618B1 (en) | 1999-03-16 | 2005-03-29 | Nortel Networks Limited | Multipoint network routing protocol |
US6850521B1 (en) | 1999-03-17 | 2005-02-01 | Broadcom Corporation | Network switch |
WO2000056024A3 (en) | 1999-03-17 | 2001-01-04 | Broadcom Corp | Network switch |
US6684326B1 (en) | 1999-03-31 | 2004-01-27 | International Business Machines Corporation | Method and system for authenticated boot operations in a computer system of a networked computing environment |
US6256713B1 (en) | 1999-04-29 | 2001-07-03 | International Business Machines Corporation | Bus optimization with read/write coherence including ordering responsive to collisions |
US6457015B1 (en) | 1999-05-07 | 2002-09-24 | Network Appliance, Inc. | Adaptive and generalized status monitor |
US6507862B1 (en) | 1999-05-11 | 2003-01-14 | Sun Microsystems, Inc. | Switching method in a multi-threaded processor |
US6938147B1 (en) | 1999-05-11 | 2005-08-30 | Sun Microsystems, Inc. | Processor with multiple-thread, vertically-threaded pipeline |
US6798744B1 (en) | 1999-05-14 | 2004-09-28 | Pmc-Sierra, Inc. | Method and apparatus for interconnection of flow-controlled communication |
US6453404B1 (en) | 1999-05-27 | 2002-09-17 | Microsoft Corporation | Distributed data cache with memory allocation model |
US6768717B1 (en) | 1999-05-28 | 2004-07-27 | Network Equipment Technologies, Inc. | Apparatus and method for traffic shaping in a network switch |
US6282169B1 (en) | 1999-06-11 | 2001-08-28 | Amplify.Net Inc. | Serial redundant bypass control mechanism for maintaining network bandwidth management service |
US6754222B1 (en) | 1999-06-12 | 2004-06-22 | Samsung Electronic Co., Ltd. | Packet switching apparatus and method in data network |
US6657963B1 (en) | 1999-07-30 | 2003-12-02 | Alcatel Canada Inc. | Method and apparatus for controlling data congestion in a frame relay/ATM internetworking system |
US6631422B1 (en) | 1999-08-26 | 2003-10-07 | International Business Machines Corporation | Network adapter utilizing a hashing function for distributing packets to multiple processors for parallel processing |
WO2001017179A1 (en) | 1999-08-27 | 2001-03-08 | International Business Machines Corporation | Network switch using network processor and methods |
WO2001016718A1 (en) | 1999-08-31 | 2001-03-08 | Intel Corporation | Execution of multiple threads in a parallel processor |
US6728845B2 (en) | 1999-08-31 | 2004-04-27 | Intel Corporation | SRAM controller for parallel processor architecture and method for controlling access to a RAM using read and read/write queues |
US7305500B2 (en) | 1999-08-31 | 2007-12-04 | Intel Corporation | Sram controller for parallel processor architecture including a read queue and an order queue for handling requests |
US7191321B2 (en) * | 1999-08-31 | 2007-03-13 | Intel Corporation | Microengine for parallel processor architecture |
WO2001016770A1 (en) | 1999-08-31 | 2001-03-08 | Intel Corporation | Sdram controller for parallel processor architecture |
US6668317B1 (en) | 1999-08-31 | 2003-12-23 | Intel Corporation | Microengine for parallel processor architecture |
US20060069882A1 (en) | 1999-08-31 | 2006-03-30 | Intel Corporation, A Delaware Corporation | Memory controller for processor having multiple programmable units |
WO2001016769A9 (en) | 1999-08-31 | 2002-09-12 | Intel Corp | Sram controller for parallel processor architecture |
US6983350B1 (en) * | 1999-08-31 | 2006-01-03 | Intel Corporation | SDRAM controller for parallel processor architecture |
US6427196B1 (en) | 1999-08-31 | 2002-07-30 | Intel Corporation | SRAM controller for parallel processor architecture including address and command queue and arbiter |
US6606704B1 (en) | 1999-08-31 | 2003-08-12 | Intel Corporation | Parallel multithreaded processor with plural microengines executing multiple threads each microengine having loadable microcode |
US20040162933A1 (en) | 1999-08-31 | 2004-08-19 | Intel Corporation, A Delaware Corporation | Sram controller for parallel processor architecture including an address and command queue and method for controlling access to a RAM |
WO2001016782A9 (en) | 1999-08-31 | 2002-06-27 | Intel Corp | Parallel processor architecture |
US20040054880A1 (en) | 1999-08-31 | 2004-03-18 | Intel Corporation, A California Corporation | Microengine for parallel processor architecture |
US20030145159A1 (en) | 1999-08-31 | 2003-07-31 | Intel Corporation, A Delaware Corporation | SRAM controller for parallel processor architecture |
US20040073778A1 (en) | 1999-08-31 | 2004-04-15 | Adiletta Matthew J. | Parallel processor architecture |
US6680933B1 (en) | 1999-09-23 | 2004-01-20 | Nortel Networks Limited | Telecommunications switches and methods for their operation |
US6665699B1 (en) | 1999-09-23 | 2003-12-16 | Bull Hn Information Systems Inc. | Method and data processing system providing processor affinity dispatching |
US6732187B1 (en) | 1999-09-24 | 2004-05-04 | Cisco Technology, Inc. | Opaque packet handles |
US6604125B1 (en) | 1999-09-24 | 2003-08-05 | Sun Microsystems, Inc. | Mechanism for enabling a thread unaware or non thread safe application to be executed safely in a multi-threaded environment |
US6675192B2 (en) | 1999-10-01 | 2004-01-06 | Hewlett-Packard Development Company, L.P. | Temporary halting of thread execution until monitoring of armed events to memory location identified in working registers |
US6826615B2 (en) | 1999-10-14 | 2004-11-30 | Bluearc Uk Limited | Apparatus and method for hardware implementation or acceleration of operating system functions |
WO2001031856A1 (en) | 1999-10-25 | 2001-05-03 | E-Cell Technologies | Dsl access multiplexer |
US6529983B1 (en) | 1999-11-03 | 2003-03-04 | Cisco Technology, Inc. | Group and virtual locking mechanism for inter processor synchronization |
US6629236B1 (en) | 1999-11-12 | 2003-09-30 | International Business Machines Corporation | Master-slave latch circuit for multithreaded processing |
US6484224B1 (en) | 1999-11-29 | 2002-11-19 | Cisco Technology Inc. | Multi-interface symmetric multiprocessor |
US6754211B1 (en) | 1999-12-01 | 2004-06-22 | Mosaid Technologies, Inc. | Method and apparatus for wire speed IP multicast forwarding |
US20030105917A1 (en) | 1999-12-17 | 2003-06-05 | Farrell L. Ostler | Circular address register |
US6532509B1 (en) * | 1999-12-22 | 2003-03-11 | Intel Corporation | Arbitrating command requests in a parallel multi-threaded processing system |
US6694380B1 (en) | 1999-12-27 | 2004-02-17 | Intel Corporation | Mapping requests from a processing unit that uses memory-mapped input-output space |
US20040073728A1 (en) | 1999-12-28 | 2004-04-15 | Intel Corporation, A California Corporation | Optimizations to receive packet status from FIFO bus |
US6876561B2 (en) | 1999-12-28 | 2005-04-05 | Intel Corporation | Scratchpad memory |
US20030210574A1 (en) | 1999-12-28 | 2003-11-13 | Intel Corporation, A California Corporation | Scratchpad memory |
US6307789B1 (en) | 1999-12-28 | 2001-10-23 | Intel Corporation | Scratchpad memory |
WO2001048606A3 (en) | 1999-12-28 | 2002-07-11 | Intel Corp | Allocation of data to threads in multi-threaded network processor |
US6463072B1 (en) | 1999-12-28 | 2002-10-08 | Intel Corporation | Method and apparatus for sharing access to a bus |
US20040098496A1 (en) | 1999-12-28 | 2004-05-20 | Intel Corporation, A California Corporation | Thread signaling in multi-threaded network processor |
US6631430B1 (en) | 1999-12-28 | 2003-10-07 | Intel Corporation | Optimizations to receive packet status from fifo bus |
US6324624B1 (en) | 1999-12-28 | 2001-11-27 | Intel Corporation | Read lock miss control and queue management |
US20050149665A1 (en) | 1999-12-28 | 2005-07-07 | Intel Corporation, A Delaware Corporation | Scratchpad memory |
US6667920B2 (en) | 1999-12-28 | 2003-12-23 | Intel Corporation | Scratchpad memory |
WO2001048619A3 (en) | 1999-12-28 | 2002-11-14 | Intel Corp | Distributed memory control and bandwidth optimization |
US6895457B2 (en) | 1999-12-28 | 2005-05-17 | Intel Corporation | Bus interface with a first-in-first-out memory |
US6560667B1 (en) | 1999-12-28 | 2003-05-06 | Intel Corporation | Handling contiguous memory references in a multi-queue system |
US20040109369A1 (en) | 1999-12-28 | 2004-06-10 | Intel Corporation, A California Corporation | Scratchpad memory |
US20020041520A1 (en) | 1999-12-28 | 2002-04-11 | Intel Corporation, A California Corporation | Scratchpad memory |
US6681300B2 (en) | 1999-12-28 | 2004-01-20 | Intel Corporation | Read lock miss control and queue management |
US6625654B1 (en) | 1999-12-28 | 2003-09-23 | Intel Corporation | Thread signaling in multi-threaded network processor |
US6577542B2 (en) | 1999-12-28 | 2003-06-10 | Intel Corporation | Scratchpad memory |
WO2001048596A9 (en) | 1999-12-28 | 2002-07-04 | Intel Corp | Read lock miss control in a multithreaded environment |
US7111296B2 (en) * | 1999-12-28 | 2006-09-19 | Intel Corporation | Thread signaling in multi-threaded processor |
WO2001050679A3 (en) | 1999-12-29 | 2002-01-17 | Intel Corp | Method and apparatus for gigabit packet assignment for multithreaded packet processing |
US6661794B1 (en) | 1999-12-29 | 2003-12-09 | Intel Corporation | Method and apparatus for gigabit packet assignment for multithreaded packet processing |
US6947425B1 (en) | 1999-12-29 | 2005-09-20 | Intel Corporation | Multi-threaded sequenced transmit software for packet forwarding device |
US20040071152A1 (en) | 1999-12-29 | 2004-04-15 | Intel Corporation, A Delaware Corporation | Method and apparatus for gigabit packet assignment for multithreaded packet processing |
US20030196012A1 (en) | 1999-12-30 | 2003-10-16 | Gilbert Wolrich | Communication between processors |
US20060156303A1 (en) | 1999-12-30 | 2006-07-13 | Hooper Donald F | Multi-threaded sequenced receive for fast network port stream of packets |
US7328289B2 (en) | 1999-12-30 | 2008-02-05 | Intel Corporation | Communication between processors |
US20050033884A1 (en) | 1999-12-30 | 2005-02-10 | Intel Corporation, A Delaware Corporation | Communication between processors |
US6952824B1 (en) | 1999-12-30 | 2005-10-04 | Intel Corporation | Multi-threaded sequenced receive for fast network port stream of packets |
US6584522B1 (en) | 1999-12-30 | 2003-06-24 | Intel Corporation | Communication between processors |
US6792488B2 (en) | 1999-12-30 | 2004-09-14 | Intel Corporation | Communication between processors |
US6976095B1 (en) * | 1999-12-30 | 2005-12-13 | Intel Corporation | Port blocking technique for maintaining receive packet ordering for a multiple ethernet port switch |
US6631462B1 (en) | 2000-01-05 | 2003-10-07 | Intel Corporation | Memory shared between processing threads |
WO2001050247A3 (en) | 2000-01-05 | 2002-01-31 | Intel Corp | Memory shared between processing threads |
US20040039895A1 (en) | 2000-01-05 | 2004-02-26 | Intel Corporation, A California Corporation | Memory shared between processing threads |
US6775284B1 (en) | 2000-01-07 | 2004-08-10 | International Business Machines Corporation | Method and system for frame and protocol classification |
US20010023487A1 (en) | 2000-03-15 | 2001-09-20 | Akiko Kawamoto | Multicast system, authentication server terminal, multicast receiver terminal controlling method, and storage medium |
US20060007871A1 (en) | 2000-03-22 | 2006-01-12 | Welin Andrew M | Systems, processes and integrated circuits for improved packet scheduling of media over packet |
US6658551B1 (en) | 2000-03-30 | 2003-12-02 | Agere Systems Inc. | Method and apparatus for identifying splittable packets in a multithreaded VLIW processor |
US6629147B1 (en) | 2000-03-31 | 2003-09-30 | Intel Corporation | Segmentation and reassembly of data frames |
US6931641B1 (en) | 2000-04-04 | 2005-08-16 | International Business Machines Corporation | Controller for multiple instruction thread processors |
US6678746B1 (en) | 2000-08-01 | 2004-01-13 | Hewlett-Packard Development Company, L.P. | Processing network packets |
US6553406B1 (en) | 2000-08-03 | 2003-04-22 | Prelude Systems, Inc. | Process thread system receiving request packet from server thread, initiating process thread in response to request packet, synchronizing thread process between clients-servers. |
US6424657B1 (en) | 2000-08-10 | 2002-07-23 | Verizon Communications Inc. | Traffic queueing for remote terminal DSLAMs |
US6404737B1 (en) | 2000-08-10 | 2002-06-11 | Ahead Communications Systems, Inc. | Multi-tiered shaping allowing both shaped and unshaped virtual circuits to be provisioned in a single virtual path |
US7111072B1 (en) * | 2000-09-13 | 2006-09-19 | Cosine Communications, Inc. | Packet routing system and method |
US6834053B1 (en) | 2000-10-27 | 2004-12-21 | Nortel Networks Limited | Distributed traffic scheduler |
US6944850B2 (en) | 2000-12-21 | 2005-09-13 | Intel Corporation | Hop method for stepping parallel hardware threads |
US6671827B2 (en) | 2000-12-21 | 2003-12-30 | Intel Corporation | Journaling for parallel hardware threads in multithreaded processor |
US6981077B2 (en) * | 2000-12-22 | 2005-12-27 | Nortel Networks Limited | Global access bus architecture |
US6665755B2 (en) * | 2000-12-22 | 2003-12-16 | Nortel Networks Limited | External memory engine selectable pipeline architecture |
US6934780B2 (en) * | 2000-12-22 | 2005-08-23 | Nortel Networks Limited | External memory engine selectable pipeline architecture |
US20020118692A1 (en) | 2001-01-04 | 2002-08-29 | Oberman Stuart F. | Ensuring proper packet ordering in a cut-through and early-forwarding network switch |
US7065569B2 (en) * | 2001-01-09 | 2006-06-20 | Turin Networks, Inc. | System and method for remote traffic management in a communication network |
US6856622B1 (en) | 2001-02-20 | 2005-02-15 | Pmc-Sierra, Inc. | Multicast cell scheduling protocol |
US20020150047A1 (en) | 2001-04-17 | 2002-10-17 | Globespanvirata Incorporated | System and method for scheduling transmission of asynchronous transfer mode cells |
US6959002B2 (en) * | 2001-05-01 | 2005-10-25 | Integrated Device Technology, Inc. | Traffic manager for network switch port |
US20020181194A1 (en) | 2001-06-04 | 2002-12-05 | Sun Microsystems, Inc. | Computer bus rack having an increased density of card slots |
US20030161337A1 (en) | 2001-07-12 | 2003-08-28 | Weinman Joseph Bernard | Broadcast/multicast system and protocol for circuit-switched networks |
US20030043803A1 (en) | 2001-08-31 | 2003-03-06 | Hooper Donald F. | Transmitting multicast data packets |
US7006495B2 (en) * | 2001-08-31 | 2006-02-28 | Intel Corporation | Transmitting multicast data packets |
US7126952B2 (en) * | 2001-09-28 | 2006-10-24 | Intel Corporation | Multiprotocol decapsulation/encapsulation control structure and packet protocol conversion method |
WO2003030461A1 (en) | 2001-09-28 | 2003-04-10 | Intel Corporation | Method, apparatus and computer program for the decapsulation and encapsulation of packets with multiple headers |
US20030067934A1 (en) | 2001-09-28 | 2003-04-10 | Hooper Donald F. | Multiprotocol decapsulation/encapsulation control structure and packet protocol conversion method |
US20030086434A1 (en) | 2001-11-02 | 2003-05-08 | Kloth Axel K. | SRAM based cache for DRAM routing table lookups |
US20030110166A1 (en) | 2001-12-12 | 2003-06-12 | Gilbert Wolrich | Queue management |
US20030115426A1 (en) | 2001-12-17 | 2003-06-19 | Rosenbluth Mark B. | Congestion management for high speed queuing |
US20030115347A1 (en) | 2001-12-18 | 2003-06-19 | Gilbert Wolrich | Control mechanisms for enqueue and dequeue operations in a pipelined network processor |
US20030131198A1 (en) | 2002-01-07 | 2003-07-10 | Gilbert Wolrich | Queue array caching in network devices |
US6934951B2 (en) | 2002-01-17 | 2005-08-23 | Intel Corporation | Parallel processor with functional pipeline providing programming engines by supporting multiple contexts and critical section |
US20030140196A1 (en) | 2002-01-23 | 2003-07-24 | Gilbert Wolrich | Enqueue operations for multi-buffer packets |
US20030147409A1 (en) | 2002-02-01 | 2003-08-07 | Gilbert Wolrich | Processing data packets |
US20030161303A1 (en) | 2002-02-22 | 2003-08-28 | Nortel Networks Limited | Traffic switching using multi-dimensional packet classification |
US20030231635A1 (en) | 2002-06-18 | 2003-12-18 | Kalkunte Suresh S. | Scheduling system for transmission of cells to ATM virtual circuits and DSL ports |
US7069548B2 (en) * | 2002-06-28 | 2006-06-27 | Intel Corporation | Inter-procedure global register allocation method |
US7096277B2 (en) * | 2002-08-07 | 2006-08-22 | Intel Corporation | Distributed lookup based on packet contents |
US7124196B2 (en) * | 2002-08-07 | 2006-10-17 | Intel Corporation | Processing a network packet using queues |
US7248584B2 (en) * | 2002-08-07 | 2007-07-24 | Intel Corporation | Network packet processing |
US20040052269A1 (en) | 2002-09-12 | 2004-03-18 | Hooper Donald F. | Multiple calendar schedule reservation structure and method |
US7352769B2 (en) | 2002-09-12 | 2008-04-01 | Intel Corporation | Multiple calendar schedule reservation structure and method |
US20040059828A1 (en) | 2002-09-19 | 2004-03-25 | Hooper Donald F. | DSL transmit traffic shaper structure and procedure |
US7206858B2 (en) * | 2002-09-19 | 2007-04-17 | Intel Corporation | DSL transmit traffic shaper structure and procedure |
US20040085901A1 (en) | 2002-11-05 | 2004-05-06 | Hooper Donald F. | Flow control in a network environment |
US7181742B2 (en) * | 2002-11-19 | 2007-02-20 | Intel Corporation | Allocation of packets and threads |
US20040252686A1 (en) | 2003-06-16 | 2004-12-16 | Hooper Donald F. | Processing a data packet |
US7100102B2 (en) * | 2003-09-18 | 2006-08-29 | Intel Corporation | Method and apparatus for performing cyclic redundancy checks |
Non-Patent Citations (44)
Title |
---|
"10-/100-Mbps Ethernet Media Access Controller (MAC) Core", NEC, 1988, pp. 1-5. |
"Enterprise Hardware, Intel Expected to Unveil New Networking Chip," News.Com, Aug. 26, 1999, (accessed on Aug. 23, 2005), pp. 1-5. |
"Performance modeling and architecture exploration of network processors" by Govind et al. (abstract only) Publication Date: Sep. 19-22, 2005. * |
"The ATM Forum Technical Committee Traffic Management Specification Version 4.1", The ATM Forum (Mar. 1999). |
"Enterprise Hardware, Intel Expected to Unveil New Networking Chip," News.Com, Aug. 26, 1999, <http://new.com.com/Intel+expected+to+unveil+new+networking+chip/2100-1001_3230315.html> (accessed on Aug. 23, 2005), pp. 1-5. |
Agarwal et al., "April: A Processor Architecture for Multiprocessing", Laboratory for Computer Science, MIT, 1990 IEEE, pp. 104-114. |
Beckerle, M.J., "Overview of the START (*T) multithreaded computer" (abstract only), Publication Date: Feb. 22-26, 1993. |
Byrd et al., "Multithread Processor Architectures," IEEE Spectrum, 32(8):38-46, New York, Aug. 1995. |
Chandranmenon, G.P., et al., "Trading Packet Headers for Packet Processing" IEEE/ACM Transactions on Networking, 4(2):141-152, Apr. 1996. |
Chappell et al., "Simultaneous Subordinate Microthreading (SSMT)", 1999 IEEE, pp. 186-195. |
Dictionary of Computer Words: An A to Z Guide to Today's Computers, Revised Edition, Houghton Mifflin Company: Boston, Massachusetts, pp. 220, (1995). |
Digital Semiconductor 21140A PCI Fast Ethernet LAN Controller, Hardware Reference Manual, Digital Equipment Corporation, pp. i-x, 1-1 through 1-5, 2-1 throught 2-12, 3-1 through 3-38, 4-31 through 5-2, 6-1 through 6-24, (Mar. 1998). |
Doyle et al., Microsoft Press Computer Dictionary, 2nd ed., Microsoft Press, Redmond, Washington, USA, p. 326, (1994). |
Farrens et al., "Strategies for Achieving Improved Processor Throughput," 1991 ACM, pp. 362-369. |
Fillo et al., "The M-Machine Multicomputer," IEEE Proceedings of MICRO-28, pp. 146-156, (1995). |
Frazier, Howard, "Gigabit Ethernet: From 100 to 1,000 Mbps", IEEE Internet Computing, pp. 24-31, (1999). |
Frazier, Howard, "The 802.3z Gigabit Ethernet: Standard", IEEE Network, pp. 6-7, (1998). |
Giroux, N., et al., "Queuing and Scheduling: Quality of Service in ATM Networks, Chapter 5", Quality of Service in ATM Networks: State-of-the-Art Traffic Management, pp. 96-121 (1998). |
Gomez et al., "Efficient Multithreaded User-Space Transport for Network Computing: Design and Test of the TRAP Protocol," Journal of Parallel and Distributed Computing, Academic Press, Duluth, Minnesota, USA, 40(1):103-117, Jan. 1997. |
Haug et al., "Reconfigurable hardware as shared resource for parallel threads," IEEE Symposium on FPGAs for Custom Computing Machines, 2 pages, (1998). |
Hauser et al., "Garp: a MIPS processor with a reconfigurable coprocessor," Proceedings of the 5th Annual IEEE Symposium on Field-Programmable Custom Computing Machines, pp. 12-21, (1997). |
Hyde, R., "Overview of Memory Management," Byte, 13(4):219-225, (1988). |
Ippoliti, A., et al., "Parallel Media Access Controller for Packet Communications at Gb/s Rates", IEEE, pp. 991-996, (1990). |
Jenks, S., et al., "Nomadic Threads: A migrating multithread approach to remote memory accesses in multiprocessors" (abstract only), Publication Date: Oct. 20-23, 1996. |
Kaiserswerth, M., "The parallel Protocol Engine", IEEE/ACM Transactions on Networking, 1(6):650-663, Dec. 1993. |
Khailany, B., et al., "Imagine: Media Processing with Streams," IEEE Micro, Mar.-Apr. 2001, pp. 35-46. |
Leon-Garcia, A., Communication Networks: Fundamental Concepts and Key Architectures, McGraw-Hill Higher Education, Copyright 2000, pp. 195-198, 215-219, & 380-385. |
Lim, A., et al., "Improving Performance of Adaptive Media Access Control Protocols for High-Density Wireless Networks", Proceedings of the 1999 International Symposium on Parallel Architectures, Algorithms and Networks (ISPAN 'pp) , pp. 316-321, Jun. 1999. |
Litch et al., "StrongARMing Portable Communications," IEEE Micro, 18(2):48-55, Mar. 1998. |
Mollenauer, J.F., et al., "An Efficient Media Access Control Protocol for Broadband Wireless Access Systems" IEEE Standard, IEEE 802.16 Broadband Wireless Access Working Group, 19 pages, Oct. 1999. |
Ocheltree, K.B., et al., "A Comparison of fibre channel and 802 MAC services", Proceedings of 18th Conference on Local Computer Networks, abstract only, 1 page, Sep. 1993. |
Schmidt et al., "The Performance of Alternative Threading Architectures for Parallel Communication Subsystems," Internet Document, Online!, Nov. 13, 1998, pp. 1-19. |
Shaw, M.C., et al., UNIX Internals: A Systems Operations Handbook, Windcrest Books, pp. 30-37, 1987. |
Thistle et al., "A Processor Architecture for Horizon," IEEE Proc. Supercomputing '88, pp. 35-41, Nov. 1988. |
Todorova, P., et al., "Quality-of-Service-Oriented Media Access Control for Advanced Mobile Multimedia Satellite Systems", Proceedings of the 36th Annual Hawaii International Conference on System Sciences (HICSS'03), 8 pages, Jan. 2003. |
Tremblay et al., "A Three Dimensional Register File for Superscalar Processors," IEEE Proceedings of the 28th Annual Hawaii International Conference on System Sciences, pp. 191-201, (1995). |
Trimberger et al, "A time-multiplexed FPGA," Proceedings of the 5th Annual IEEE Symposium on Field-Programmable Custom Computing Machines, pp. 22-28, (1997). |
Turner et al., "Design of a High Performance Active Router," Internet Document, Online!, 20 pages, Mar. 18, 1999. |
U.S. Appl. No. 09/473,571, filed Dec. 28, 1999, Wolrich et al. |
U.S. Appl. No. 09/475,614, filed Dec. 30, 1999, Wolrich et al. |
Vibhatavanij et al., "Simultaneous Multithreading-Based Routers," Proceedings of the 2000 International Conference of Parallel Processing, Toronto, Ontario, Canada, Aug. 21-24, 2000, pp. 362-369. |
Vuppala, V., et al., "Layer-3 switching using virtual network ports", IEEE Proc. Computer Communications and Networks, pp. 642-648, 1999. |
Wazlowski et al., "PRSIM-II computer and architecture," IEEE Proceedings, Workshop on FPGAs for Custom Computing Machines, pp. 9-16, (1993). |
Wikipedia entry, "Media Access Control", retrieved from http://en.wikipedia.org/wiki/Media_access_control, 2 pages, Jul. 31, 2007. |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20100211955A1 (en) * | 2006-09-07 | 2010-08-19 | Cwi | Controlling 32/64-bit parallel thread execution within a microsoft operating system utility program |
Also Published As
Publication number | Publication date |
---|---|
US6587906B2 (en) | 2003-07-01 |
US6532509B1 (en) | 2003-03-11 |
US20030105901A1 (en) | 2003-06-05 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
USRE41849E1 (en) | Parallel multi-threaded processing | |
US6560667B1 (en) | Handling contiguous memory references in a multi-queue system | |
US7111296B2 (en) | Thread signaling in multi-threaded processor | |
US7424579B2 (en) | Memory controller for processor having multiple multithreaded programmable units | |
US6629237B2 (en) | Solving parallel problems employing hardware multi-threading in a parallel processing environment | |
US6427196B1 (en) | SRAM controller for parallel processor architecture including address and command queue and arbiter | |
US7546444B1 (en) | Register set used in multithreaded parallel processor architecture | |
US6606704B1 (en) | Parallel multithreaded processor with plural microengines executing multiple threads each microengine having loadable microcode | |
US7191321B2 (en) | Microengine for parallel processor architecture | |
US7743235B2 (en) | Processor having a dedicated hash unit integrated within | |
EP1247168B1 (en) | Memory shared between processing threads | |
EP1236088B1 (en) | Register set used in multithreaded parallel processor architecture | |
US20020053017A1 (en) | Register instructions for a multithreaded processor | |
US7191309B1 (en) | Double shift instruction for micro engine used in multithreaded parallel processor architecture |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: INTEL CORPORATION, CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:WOLRICH, GILBERT;BERNSTEIN, DEBRA;ADILETTA, MATTHEW J.;AND OTHERS;REEL/FRAME:021217/0529 Effective date: 20000320 |
|
REMI | Maintenance fee reminder mailed | ||
FPAY | Fee payment |
Year of fee payment: 8 |
|
SULP | Surcharge for late payment |
Year of fee payment: 7 |
|
FEPP | Fee payment procedure |
Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
AS | Assignment |
Owner name: SONY CORPORATION OF AMERICA, NEW YORK Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:INTEL CORPORATION;REEL/FRAME:032893/0199 Effective date: 20140402 |
|
FPAY | Fee payment |
Year of fee payment: 12 |