New! View global litigation for patent families

USRE41831E1 - Class B driver - Google Patents

Class B driver Download PDF

Info

Publication number
USRE41831E1
USRE41831E1 US11284395 US28439505A USRE41831E US RE41831 E1 USRE41831 E1 US RE41831E1 US 11284395 US11284395 US 11284395 US 28439505 A US28439505 A US 28439505A US RE41831 E USRE41831 E US RE41831E
Authority
US
Grant status
Grant
Patent type
Prior art keywords
signal
current
means
transmit
delay
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
US11284395
Inventor
Sehat Sutardja
Pierte Roo
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Marvell International Ltd
Original Assignee
Marvell International Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Grant date

Links

Images

Classifications

    • HELECTRICITY
    • H03BASIC ELECTRONIC CIRCUITRY
    • H03KPULSE TECHNIQUE
    • H03K5/00Manipulating pulses not covered by one of the other main groups in this subclass
    • H03K5/01Shaping pulses
    • HELECTRICITY
    • H03BASIC ELECTRONIC CIRCUITRY
    • H03MCODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M1/00Analogue/digital conversion; Digital/analogue conversion
    • H03M1/06Continuously compensating for, or preventing, undesired influence of physical parameters
    • H03M1/08Continuously compensating for, or preventing, undesired influence of physical parameters of noise
    • H03M1/0863Continuously compensating for, or preventing, undesired influence of physical parameters of noise of switching transients, e.g. glitches
    • H03M1/0881Continuously compensating for, or preventing, undesired influence of physical parameters of noise of switching transients, e.g. glitches by forcing a gradual change from one output level to the next, e.g. soft-start
    • HELECTRICITY
    • H03BASIC ELECTRONIC CIRCUITRY
    • H03MCODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M1/00Analogue/digital conversion; Digital/analogue conversion
    • H03M1/66Digital/analogue converters
    • H03M1/68Digital/analogue converters with conversions of different sensitivity, i.e. one conversion relating to the more significant digital bits and another conversion to the less significant bits
    • HELECTRICITY
    • H03BASIC ELECTRONIC CIRCUITRY
    • H03MCODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M1/00Analogue/digital conversion; Digital/analogue conversion
    • H03M1/66Digital/analogue converters
    • H03M1/74Simultaneous conversion
    • H03M1/742Simultaneous conversion using current sources as quantisation value generators

Abstract

A communication circuit, Ethernet controller card, and method comprises K digital-to-analog converters each receiving a corresponding digital control signal and each providing a corresponding analog control signal, wherein K is at least two; K voltage-to-current converters each providing a corresponding bi-level transmit signal component in accordance with a respective one of the corresponding analog control signals; and wherein the corresponding bi-level transmit signal components of each of the K voltage-to-current converters are combined to produce a J-level transmit signal, wherein J=K+1.

Description

CROSS-REFERENCE TO RELATED APPLICATIONS

This application is a continuation-in-part of U.S. Non-Provisional patent application Ser. No. 09/920,241 entitled “Apparatus And Method For Converting Single-Ended Signals To A Differential Signal, And A Transceiver Employing Same,” filed Aug. 1, 2001 now U.S. Pat. No. 7,433,665; and U.S. Non-Provisional patent application Ser. No. 09/737,474 entitled “Direct Drive Programmable Class A and B High Speed Power Digital-To-Analog Converter,” filed Dec. 18, 2000 now U.S. Pat. No. 6,462,688, the disclosures thereof incorporated by reference herein in their entirety. This application is also a continuation-in-part of U.S. Non-Provisional Patent Application Ser. No. 09/737,743, filed Dec. 18, 2000 now U.S. Pat. No. 7,194,037, which claims priority under 35 U.S.C. 119 (e) to U.S. Provisional Application Ser. No. 60/206,409, filed May 23, 2000, and to U.S. Provisional Application Ser. No. 60/211,571, filed Jun. 15, 2000. This application is also a continuation-in-part of U.S. patent application Ser. No. 09/629,092, filed Jul. 31, 2000 now U.S. Pat. No. 6,775,529.

BACKGROUND

The present invention relates generally to data communication. More particularly, the present invention relates to a Class B line driver for communication channels such as those present in an Ethernet network.

Digital-to-analog conversion involves the process of converting digital codes into a continuous range of analog signal levels (voltage or current), for example, as discussed in Chapter 31, “D/A and A/D Converters” of The Electrical Engineering Handbook, ed. Richard C. Dorf, CRC Press 1993, the contents of which are hereby incorporated by reference. A digital-to-analog converter (hereinafter a DAC) is generally an electronic circuit that receives an n-bit codeword from an interface and generates an analog voltage or current that is proportional to the codeword.

One example of a DAC is discussed in U.S. Pat. No. 5,663,728, entitled A Digital-To-Analog Converter (DAC) and Method that set Waveform Rise and Fall Times to Produce an Analog Waveform that Approximates a Piecewise Linear Waveform to Reduce Spectral Distortion, issued on Sep. 2, 1997, the contents of which are hereby incorporated by reference. The DAC of the U.S. Pat. No. 5,663,728 patent employs a waveform shaping circuit to control the rise and fall times of each component waveform so that the analog waveform rising and falling edges settle to within a desired error bound of a linear output ramp.

U.S. Pat. No. 5,936,450, entitled A Waveshaping Circuit Using Digitally Controlled Weighted Current Summing, issued on Aug. 10, 1999, the contents of which are hereby incorporated by reference, discloses a waveshaping circuit. The waveshaping circuit of the U.S. Pat. No. 5,936,450 patent includes a controller and a current summing circuit controlled by the controller. The current summing circuitry selectively sinks combinations of component currents in response to a sequence of control signal sets to generate an output current signal having a desired waveform.

Many DACs attempt to generate desired signal waveform in response to a digital signal. For the purposes of this discussion, a signal output may include the output of a DAC and/or the output of one or more signal components within a DAC. For example, a signal component may correspond to an individual bit of a codeword. One conventional method generates a signal output with a slew rate controlled current source, as shown in FIG. 1. The voltage V measured across a resistor R is shown in FIG. 2. The waveform V includes sharp transition areas (e.g., corners) 1, 2 and 3, which may introduce electromagnetic interference. Such interference may inhibit accurate signal processing.

Another circuit which generates an output signal employs a current mirror 10 having an RC filter, as illustrated in FIG. 3. A current source I drives the current mirror 10. Current mirror 10 includes a first transistor 11 and a second transistor 12. Transistors 11 and 12 are preferably CMOS transistors. The first transistor 11 includes gate-to-drain feedback, and is coupled to transistors 12 through the RC filler. The RC filter limits rise and fall times of the input signal I. However, the R and C components are typically process and/or temperature dependent. Such dependence causes variation in the output waveform as shown in FIG. 4. The dashed lines in FIG. 4 represent arbitrary output responses due to temperature and/or process variation. A stable output signal is difficult to obtain with such a circuit.

Many older communications technologies employ bi-level signals, where each signal can have one of only two levels. However, newer communications technologies employ signals having many levels. One such technology, Gigabit Ethernet, employs signals having 17 levels. FIG. 5 depicts a D/A circuit capable of producing such multi-level signals. The D/A circuit of FIG. 5 employs a DAC 32, a low pass filter 34, an operational amplifier 36, a transistor 38, and a resistor 39. Each level of a multilevel input signal is provided to DAC 32 for conversion to an analog signal. The LPF34 then determines the rise time of the output of the DAC 32, and the output is passed to operational amplifier 36. This construction presents two problems. First, the R and C values of LPF 34 will vary with temperature and process variations, and the output signal will have a poor waveshape where the rise times are not constant. Second, since all input current is passed through the same DAC, and since bandwidth is a function of current level, each level of the multilevel signal will present a different rise time. This second problem is illustrated in FIG. 24.

FIG. 24 shows a waveform produced by the D/A circuit of FIG. 5 where DAC 32 has four levels. Because the bandwidth of the circuit is a function of the signal level provided to the non-inverting input of operational amplifier 36, the slew rate differs for each signal level. Referring to FIG. 24 for example, the bandwidth for the transition from the 0 signal level to the 1 signal level is low, resulting in a low slew rate and a long rise time t1. In contrast, the bandwidth for the transition from the 2 signal level to the 3 signal level is high, resulting in a high slew rate and a short rise time t2.

These signal processing problems are not adequately addressed in the art. Accordingly, there is a need for a current source to control an output signal which is independent of temperature and process considerations. There is also a need for a DAC to generate a signal having selectable transition areas (corners). There is a further need of a circuit to generate desirable waveshapes.

SUMMARY

In general, in one aspect, the invention features a communication circuit, Ethernet controller card, and method. It comprises a digital-to-analog converter to receive a digital control signal, and to provide an analog control signal, the digital-to-analog converter comprising N current sources configured in a parallel arrangement, wherein N is at least two, and wherein each of the N current sources includes a respective control input, M delay elements, an mth one of the M delay elements including an input in communication with an m−1th one of the M delay elements, wherein M is equal to N−1, wherein an output of the mth one of the M delay elements is arranged in communication with the control input of an m+1th one of the N current sources, wherein an input of a first one of the M delay elements receives the digital control signal, and wherein the analog control signal comprises the sum of the outputs of the N current sources; and a voltage-to-current converter to provide a transmit signal based on the analog control signal.

Particular implementations can include one or more of the following features. The M delay elements comprise at least one delay lock loop. The transmit signal is a Class B signal. Implementations can comprise a low-pass filter to receive the analog control signal, and to provide a filtered analog control signal to the voltage-to-current converter. The low-pass filter can comprise a single-pole filter. The voltage-to-current converter provides a replica of the transmit signal. Implementations can comprise a first sub-circuit having a composite input to receive a differential composite signal comprising the transmit signal, a replica input to receive a differential replica signal comprising the replica of the transmit signal, and a difference output to provide a differential difference signal representing a difference between the differential composite signal and the differential replica signal; a second sub-circuit which produces first and second single-ended replica signals which together substantially comprise the differential replica signal; and a third sub-circuit, which is coupled to the first and second sub-circuits, and which produces the differential replica signal from the first and second single-ended replica signals. The voltage-to-current converter comprises a voltage buffer. The communication circuit operates at up to gigabit speeds.

In general, in one aspect, the invention features a communication circuit, Ethernet controller card, and method. It comprises K digital-to-analog converters each receiving a corresponding digital control signal and each providing a corresponding analog control signal, wherein K is at least two; K voltage-to-current converters each providing a corresponding bi-level transmit signal component in accordance with a respective one of the corresponding analog control signals; and wherein the corresponding bi-level transmit signal components of each of the K voltage-to-current converters are combined to produce a J-level transmit signal, wherein J=K+1.

Particular implementations can include one or more of the following features. The J-level transmit signal is a Class B signal. Each of the K digital-to-analog converters comprises N current sources configured in a parallel arrangement, wherein N is at least two, and wherein each of the N current sources includes a respective control input; M delay elements, an mth one of the M delay elements including an input in communication with an m−1th one of the M delay elements, wherein M is equal to N−1, wherein an output of the mth one of the M delay elements is arranged in communication with the control input of an m+1th one of the N current sources, wherein an input of a first one of the M delay elements receives the corresponding digital control signal. The M delay elements comprise at least one delay lock loop. The K voltage-to-current converters provide a replica of the J-level transmit signal. The replica of the transmit signal comprises first and second single-ended replica signals, further comprising a first sub-circuit which produces a differential replica signal from the first and second single-ended replica signals; and a second sub-circuit coupled to the first sub-circuit and the voltage-to current converters and having a composite input to receive a differential composite signal comprising the transmit signal, a replica input to receive the differential replica signal, and a difference output to provide a differential difference signal representing a difference between the differential composite signal and the differential replica signal. Each of the K voltage-to-current converters comprises a voltage buffer. The communication circuit operates at up to gigabit speeds.

In general, in one aspect, the invention features a communication circuit, Ethernet controller card, and method. It comprises K digital-to-analog converters each receiving a corresponding digital control signal and each providing a corresponding transmit signal component, wherein K is at least two, and wherein at least one each of the K digital-to-analog converters comprises N current sources configured in a parallel arrangement, wherein N is at least two, and wherein each of the N current sources includes a respective control input, M delay elements, an mth one of the M delay elements including an input in communication with an m−1th one of the M delay elements, wherein M is equal to N−1, wherein an output of the mth one of the M delay elements is arranged in communication with the control input of an m+1th one of the N current sources, wherein an input of a first one of the M delay elements receives the corresponding digital control signal, and wherein the corresponding transmit signal component comprises the sum of the outputs of the N current sources; and wherein the corresponding transmit signal components of each of the K digital-to-analog converters are combined to produce a J-level transmit signal, wherein J=K+1.

Particular implementations can include one or more of the following features. The M delay elements comprise at least one delay lock loop. The J-level transmit signal is a Class B signal. Implementations can comprise L digital-to-analog converters each receiving the corresponding digital control signal and each providing a corresponding replica transmit signal component, wherein L=K; and wherein the corresponding further replica transmit signal components of each of the L digital-to-analog converters are combined to produce a J-level replica transmit signal. The communication circuit operates at up to gigabit speeds. The details of one or more implementations are set forth in the accompanying drawings and the description below. Other features will be apparent from the description and drawings, and from the claims.

DESCRIPTION OF DRAWINGS

FIG. 1 is a diagram of a conventional circuit, which includes a slew rate controlled current source.

FIG. 2 is a graphical depiction of a waveshape corresponding to an output of the FIG. 1 circuit.

FIG. 3 is a view of a conventional circuit including a current mirror having an RC filter.

FIG. 4 is a graphical depiction of a waveshape corresponding to an output of the FIG. 3 circuit.

FIG. 5 is a schematic block diagram of a D/A circuit.

FIG. 6 is a graphical depiction of a waveshape having smooth transition areas.

FIG. 7 is a circuit diagram of a current source according to the present invention.

FIG. 8 is a graphical depiction of current components of the current source illustrated in FIG. 6.

FIG. 9 is a graphical depiction of a resultant output waveshape from the current source illustrated in FIGS. 6 and 7.

FIG. 10 is a graphical depiction of a waveform template, and a waveshape that fits within the template.

FIG. 11 is a circuit diagram of a current source according to the present invention.

FIGS. 12a-12c are graphical depictions of waveshapes generated by the current source of FIG. 10.

FIG. 13 is a circuit diagram of a current source according to the present invention.

FIG. 14 is a circuit diagram of a current source having variable delay elements according to the present invention.

FIG. 15a is a graphical depiction of a waveform generated with uniform delay elements.

FIG. 15b is a graphical depiction of a waveform generated with non-uniform delay elements.

FIG. 16 is a circuit diagram of a current source including a plurality of differential transistor pairs according to the present invention.

FIG. 17 is a circuit diagram of an alternative embodiment according to the present invention.

FIG. 18 is a high-level schematic diagram illustrating a communication channel in connection with which the method and apparatus of the present invention may be used;

FIG. 19 is a detailed schematic diagram illustrating one embodiment of a transceiver according to the principles of the present invention; and

FIG. 20 is a detailed schematic diagram illustrating a second embodiment of a transceiver according to the principles of the present invention.

FIG. 21 is a detailed schematic diagram illustrating a third embodiment of a transceiver according to the principles of the present invention.

FIG. 22 shows detail of a DAC according to some implementations.

FIG. 23 is a detailed schematic diagram illustrating a fourth embodiment of a transceiver according to the principles of the present invention.

FIG. 24 shows a waveform produced by the D/A circuit of FIG. 5.

FIG. 25 shows a waveform produced by the circuit of FIG. 21.

FIG. 26 shows detail of a converter according to one implementation.

FIG. 27 is a detailed schematic diagram illustrating a fifth embodiment of a transceiver according to the principles of the present invention.

FIG. 28 shows detail of converter according to one implementation.

FIG. 29 shows detail of a DAC according to some implementations.

DETAILED DESCRIPTION

The present invention will be described with respect to circuits and methods for shaping waveforms, and in particular, to a digital-to-analog converter (DAC) employing such a waveshaping circuit. However, as will be appreciated by those skilled in the art, the present invention is not limited to applications involving DACs, but also may be applied to other applications, such as signal processing, systems to control signal rise/fall time, signal storage, communications, etc. Moreover, while the present invention is particularly suited to applications in the read channel of a hard disk drive, many other applications will suggest themselves to persons of skill in the electrical engineering arts. Furthermore, the present invention is particularly suitable for use with the structure described in U.S. patent application Ser. No. 09/737,743;

    • entitled “Active Replica Transformer Hybrid”, filed concurrently herewith, the contents of which are incorporated herein by reference.

FIG. 6 illustrates a desired signal output 20. The output waveform 20 includes smooth transition areas, which reduce noise such as electromagnetic interference. A preferred rise time (“Tr”) for a DAC is 3-5 nanoseconds (ns).

The present invention generates a signal to approximate the desired signal output 20 with a current source 30. As shown in FIG. 7, current source 30 includes a plurality of current sources. For example, current source 30 may include current sources I1, I2, I3 and I4. Current sources I1, I2, I3 and I4 each preferably generate a respective current In, where n is 1, 2, 3 or so forth. The signals In are preferably equal in magnitude and form, and may include a signal delay. In the FIG. 7 example, current sources In each generate a linear ramp. For example, consider a signal I1, which includes a linearly rising edge starting at time t0. Current I2 mirrors current I1, except that 12 includes a linearly rising edge starting at time t0+Δt. The variable Δt represents an amount of delay time. Current I3 mirrors currents I1 and I2, except that current I3 includes a linearly rising edge starting at time t0+2Δt. Similarly, current I4 mirrors currents I1, I2, and I3, except that its linearly rising edge starts at time t0+3Δt. The relative waveform components for currents I1, I2, I3 and I4 are shown in FIG. 8.

Currents I1, I2, I3 and I4 are summed (or mixed) to produce a resultant waveform I0 as shown in FIG. 9. Waveform I0 approximates the desired output signal shown in FIG. 6. Like the desired output signal of FIG. 6, waveform I0 has many desirable properties. For example, I0 has selectable transition areas (corners). The transition areas can be smooth, or sharp, by selectively adjusting the length of Δt. Also, waveform I0 accommodates arbitrary rise/fall times.

The waveform I0 can also be adjusted by varying Δt to fit within specified requirements. For example, with reference to FIG. 10, waveform I0 can be adjusted to fit within a template 40, for example, as provided by the IEEE standard waveform shape. In this example, I0 has been optimized to produce low electromagnetic interference and to fit within the IEEE template 40.

The delay variable Δt is preferably controlled using a delay-locked loop or is controlled by reference to an external clock. As such, Δt can be precisely regulated. A waveform which is independent of temperature and/or process considerations can then be generated.

The generation of a linear ramp is explained with reference to FIGS. 11-13. A signal is produced from current source 50, which includes a plurality of current sources I1 through In. Each of the plurality of current sources generates a replica signal I. In this example, input signal I is preferably a square waveform. The signal I is delayed by Δt from each subsequent current source, after the initial current source I1. For example, I2 is delayed by Δt, and In is delayed by nΔt. The currents are summed (or mixed) in a known manner to produce an output which approximates a linear ramp.

With reference to FIG. 12a, the signal components of the individual current sources are relatively illustrated. FIG. 12b illustrates the resultant waveshape I0, which includes a stair-step pattern. A linear ramp, as shown in FIG. 12c, is approximated as the length of the delay variable Δt is decreased.

A circuit diagram of the current source 50 is shown in FIG. 13. Current source 50 includes a plurality of transistor pairs 52-56, where pair 56 represents the nth transistor pair. With reference to FIG. 13, a current source 51 drives transistor pair 52. Transistor pair 52 includes a transistor 52a communicating with a transistor 52b. Transistor 52a is preferably configured with gate-to-drain feedback. The gate of transistor 52b is biased so as to operate in an “on” state. The gate/drain of transistor 52a communicates with the gates of transistors 53a, 54a, 55a and 56a. The drains of transistors 53a-56a each communicates with an output to. The gates of transistors 53b-56b each communicates with an input waveform fin (e.g., a square signal), some through delay elements. For example, the gate of transistor 54b communicates with waveform tin through delay element d1. The gate of transistor 55b communicates with waveform tin through delay element d2 and delay element d1. Similarly, the gate of transistor 56b communicates with waveform Iin through each of the delay elements d1 through dn. In the preferred embodiment, each of delay elements d1-dn delays the signal by Δ. Delay elements can be realized via known delay locked loops.

The operational aspects of FIG. 13 are now even further explained. Initially, waveform Iin is communicated to the gate of transistor 53b, which turns on the transistor pair 53. A signal I1, which is proportional to the waveform Iin, is output at Io. Waveform Iin is also communicated to delay element d1, which delays the waveform by Δ seconds. After Δ seconds, delay element d1 communicates the delayed waveform to the gate of 54b, which turns on the transistor pair 54. A signal 12, which is proportional to Iin, is output at Io. The resultant waveform Io includes the sum (or mixture) of signals I1 and I2. The input waveform Iin is respectively delayed before communicating with the gates of transistors 55b and 56b. Transistor pairs 55 and 56 are activated (e.g., turned on) and respectively supply current I3 and In, which are added to the resultant waveform I. The current source 50, as shown in FIG. 11, is therefore realized.

There are many advantages of the configurations shown in FIGS. 11 and 13. For example, individual current sources (e.g., In) can be turned on/off on demand, particularly since Vgs is large and constant. Also, the current source 50 will generally consume less power than the current mirror shown in FIG. 3, particularly since a current mirror typically employs a DC bias. An additional advantage is that with a small Iin, the VGS voltage is also small (e.g., close to the threshold voltage VT). In such a case, VGS-VT-VDS equals a small number of current sources with negative VDS.

A further current source 60 is shown in FIG. 14. The current source 60 is configured in the same manner as the current source 50 shown in FIG. 13, except that the delay elements may include variable delays. The same components with respect to FIG. 13 are labeled with their same reference numerals in FIG. 14. In the FIG. 14 embodiment, delay elements Δ are non-uniform throughout the circuit. For example, Δ may involve a longer delay than Δn−1, and so forth. Non-uniform delays may be employed to generate a smooth waveform. Multiple delay-locked-loops are preferably used to achieve different delay times.

To illustrate, an output waveform processed with uniform delay elements is shown in FIG. 15a. Here a stair step waveform is produced, which may approximate a linear ramp, particularly as the variable Δ is decreased in length (e.g., time). In contrast, the amount of delay is varied with respect to individual delay elements as shown in FIG. 15b. The approximated waveshape of FIG. 15b is smooth (e.g., includes smooth transition areas) in comparison to the approximated linear waveshape of FIG. 15b. Eight steps (or corresponding current sources) are employed in a preferred embodiment for a Gigabit channel. Of course, the number of levels may be varied according to need or design without deviating from the scope of the present invention.

A further embodiment of a current source is illustrated in FIG. 16. The illustrated current source 70 includes a plurality of differential transistor pairs 72-74, where 74 represents the nth differential transistor pair. A bias current IB is supplied to the gale of transistors 72c, 73c and 74c. An input waveform Iin is communicated to the gates of 72a, 72b, 73a, 73b, 74a and 74b. In the case of transistor pair 73 and 74, the input waveform Iin is delayed through delay elements d1 and d1+dn, respectively. Buffers B1-BN are optionally included in the circuit 70 to buffer the input signal Iin. A differential output (Io+, Io−) is accordingly produced.

The advantages of the FIG. 16 current source include constant power dissipation. Also, the circuit provides matching capabilities, for example, for use in an Ethernet channel.

One drawback of the differential amplifier in FIG. 16 is that the differential amplifier is a Class A circuit which consumes unnecessary power even when no output is being transmitted. Moreover, a significant number of transistors is required to provide an adequately smoothed output current, thus requiring a large chip area. FIG. 17 depicts a schematic diagram of another embodiment according to the present invention which operates in Class B wherein one DAC is provided for each level of the multilevel input signal. DACs 42, 44, . . . 46 may be provided with corresponding LPFs 43, 45, 4m. Preferably, a circuit according to FIG. 13 supplies each DAC with a control current to provide a stair step output which defines the rise time. In such an embodiment, since each DAC receives control current, and not input current, the transistors which supply each DAC may be smaller than those used in the FIG. 13 embodiment. Additionally, since the control signal determines the rise time of the output of each DAC, the LPFs merely produce a smoother output.

In FIG. 17, multilevel input signal D0, D1, . . . Dn is provided to the parallel DACs 42, 44, . . . 46. The number of DACs may be varied depending on the application. This embodiment solves two problems. First, by providing the FIG. 17 circuit with a staircase waveform, for example, from FIG. 14, an LPF merely smoothes the staircase waveform rather than defines rise time. Second, since the DACs are disposed in parallel, there will be no variations in rise time because each DAC has substantially the same current passing therethrough; that is there will be no bandwidth variation with resultant differences in rise time. The DACs may also be controlled by any appropriate circuitry, such as a decoder disposed prior to the DACs which would, in effect, select which DACs are activated by proper application of the input signals. In an alternative arrangement, a resistor ladder may supply the multilevel signal to the DACs of FIG. 17 rather than the transistors depicted in FIG. 13.

In communication transceivers, and particularly in Ethernet transceivers which are capable of transmitting and receiving data at 1000 megabits bits per second, communication is possible in a full-duplex mode. In other words, transmitting and receiving of data can occur simultaneously on a single communication channel. Implementation of such a full-duplex communication channel results in a composite signal (VTX) being present across the output terminals of the transceiver, the composite signal VTX having a differential transmission signal component and a differential receive signal component. In such a communication channel, the received signal (VRCV) is derived by simply subtracting the transmitted signal (VT) from the composite signal VTX that is present at the transceiver output terminals. Hence, VRCV=VTX−VT.

This subtraction can be accomplished by generating a signal (referred to as a replica signal) which substantially replicates the transmitted signal, and canceling or subtracting the generated replica signal from the composite signal VTX at the output terminals of the transceiver. However, the replica signal is generated as two single-ended voltages, such as VTXR+ and VTXR−, whereas the composite signal present at the output terminals of the transceiver is a differential signal. Consequently, in order to cancel the replica signal from the composite signal to thereby obtain the received signal, the two single-ended voltage signals must first be converted to a differential signal that can then be subtracted from the composite signal. This conversion, however, requires additional circuitry which adds to the cost and complexity of the transceiver.

While the present invention will be described with respect to an Ethernet controller for use in general purpose computers, printers, routers, etc. it is to be understood that the present invention may find applicability in other fields such as Internet communications, telecommunications, or any processor-to-processor applications using full-duplex communication.

Communication in an Ethernet computer network is illustrated in FIG. 18. As shown, an Ethernet communication channel 140 comprises a first Ethernet transceiver 142, a second Ethernet transceiver 144, and a two-wire interconnection 146 between the first Ethernet transceiver 142 and the second Ethernet transceiver 144. For example, the two-wire interconnection 146 may comprise a single twisted-pair of a Category 5 cable in accordance with IEEE gigabit transmission standard No. 802.3ab. As the Ethernet transceivers 142 and 144 may be substantially identical, only one of them is described herein.

The Ethernet transceiver 142 has a controlled current source 148, which is used to inject into the Ethernet transceiver 142 a control current ITX, which corresponds to a signal to be transmitted from the Ethernet transceiver 142 to the Ethernet transceiver 144. Ethernet transceiver 142 also has a termination resistance 150 and a first coil 152 of a center-tap transformer 154. The center-tap transformer 154 also has a second coil 15b coupled to the two-wire interconnection 146 to provide signals transmitted by the first Ethernet transceiver 142 to the second Ethernet transceiver 144. The center-tap transformer 154 serves to couple AC voltage signals between the Ethernet transceivers 142 and 144 while effectively decoupling the Ethernet transceiver 142 from the Ethernet transceiver 144 with respect to DC voltage signals. A pair of terminals 158, 160 is provided to measure a voltage VTX present across the resistor 150 as a result of both signals transmitted by the Ethernet transceiver 142 and signals received by the Ethernet transceiver 142 from the Ethernet transceiver 144 via the two-wire interconnection 146. The voltage VTX thus comprises a composite differential signal that includes a differential transmission signal component and a differential receive signal component.

As described in more detail below, the differential receive signal component of the composite differential signal VTX is determined in accordance with the present invention by subtracting a replica of the differential transmission signal component from the composite differential signal VTX. In the illustrated embodiment, the Ethernet transceiver 142 includes the termination resistance 150, the center-tap transformer 154, and an integrated circuit 162 containing communications circuitry for implementing the functionality of the Ethernet transceiver 142.

An exemplary embodiment of such Ethernet transceiver communications circuitry is illustrated in the schematic of FIG. 19. As shown in FIG. 19, an integrated circuit 170 has a pair of output terminals 172, 174, which are coupled to terminals 76, 78, respectively, of the winding 152 of the center-tap transformer 154. Current in the winding 152 of the center-tap transformer 154 induces a proportional current in the secondary winding (not shown in FIG. 19) of the center-tap transformer 154, and that proportional current is communicated over the two-wire interconnection 146 (FIG. 18) to another Ethernet transceiver coupled thereto. Also coupled between the output terminals 172, 174 is a termination resistance 80, which, in the illustrated embodiment of FIG. 19, comprises a pair of termination resistors 82, 84. Preferably, the termination resistors 82, 84 have resistance values to substantially match the 100 ohm characteristic impedance of Category 5 cable in accordance with established standards for Ethernet connections.

The integrated circuit 170 also includes a transmission signal replicator 86 or other suitable circuitry for generating first and second single-ended replica transmission signals VTXR+ and VTXR−, which together substantially comprise a replica of the differential transmission component of the composite differential signal VTX. In the illustrated embodiment, the transmission signal replicator 86 comprises a pair of metal-oxide semiconductor (MOS) transistors 88, 90.

The transistor 88 is coupled between the output terminal 172 and one end of a resistor 92, the other end of the resistor 92 being coupled to ground. Similarly, the transistor 90 is coupled between the output terminal 174 and one end of a resistor 94, the other end of which is coupled to ground. The gate of each transistor 88, 90 is coupled to and driven by the output of a respective operational amplifier 96, 98. The operational amplifier 96 has a non-inverting input 100 and an inverting input 102. The inverting input 102 of the operational amplifier 96 receives a feedback signal from the junction of the source of the transistor 88 and the resistor 92. Likewise, the operational amplifier 98 has a non-inverting input 104 and an inverting input 106, which receives a feedback signal from the junction of the source of the transistor 90 and the resistor 94.

A differential control voltage signal is applied between the non-inverting input 100 of the operational amplifier 96 and the non-inverting input 104 of the operational amplifier 98. This differential control voltage signal, when subjected to the voltage-to-current conversion brought about by the transmission signal replicator 86, provides the differential transmit signal component at the output terminals 172, 174. The feedback signal to the inverting input 102 of the operational amplifier 96 comprises a first single-ended replica transmit signal VTXR+, and the feedback signal to the inverting input 106 of the operational amplifier 98 comprises a second replica transmit signal VTXR−.

The single-ended replica transmit signals VTXR+ and VTXR− are converted to a differential replica transmit signal by a converter circuit 107, which comprises respective differential operational amplifiers 108, 110, each provided with suitable input and feedback resistors, as shown in FIG. 19. The outputs of the differential operational amplifiers 108 and 10 are coupled to a differential active summer 112, which, in the embodiment of FIG. 19, comprises a differential operational amplifier 114 with feedback resistors 116, 118.

Because the differential operational amplifiers 108 and 10 introduce a delay into the replica transmissions signals VTXR+ and VTXR−, the composite differential signal VTX is coupled to the differential active summer 112 through a further differential operational amplifier 120 arranged in a unity-gain configuration, with input resistors 122, 124, output resistors 126, 128, and feedback resistors 130, 132. This unity-gain operational amplifier simply provides a delay in the composite differential signal VTX which preferably substantially matches the delay introduced in the replica transmission signals VTXR+ and VTXR− by the operational amplifiers 108 and 110. As will be readily appreciated by those of ordinary skill in the art, the various input; output, and feedback resistance values associated with the operational amplifiers 108, 110, and 120 may be selected to ensure that these delays are substantially equal to one another.

An alternative embodiment of a communications circuit in accordance with the present invention is shown in the schematic diagram of FIG. 20. Because the transmission signal replicator 86 and the differential active summer 112 in the embodiment of FIG. 20 are identical to those in the embodiment of FIG. 19, the details of those sub-circuits are omitted from the description of the embodiment of FIG. 20. The embodiment of FIG. 20, however, differs from the embodiment of FIG. 19 in the structure of the sub-circuit provided for converting the single-ended replica transmission signals VTXR+ and VTXR− into a differential replica transmission signal VTXR.

More particularly, as shown in FIG. 20, a converter circuit 240 is coupled to the transmission signal replicator 86 and to the differential active summer 112 to produce the differential replica transmission signal VTXR from the single-ended replica transmission signals VTXR+ and VTXR−. Converter circuit 240 includes an operational amplifier 242, input resistors 244, feedback resistors 248, and output resistors 246. Just as in the embodiment of FIG. 19, the embodiment of FIG. 20 includes a unity-gain differential operational amplifier 150, which provides a delay in the differential composite signal VTX to substantially match the delay introduced in the differential replica transmission signal VTXR by the converter circuit 240. As will be appreciated by those of ordinary skill in the art, the differential operational amplifier 150 is preferably provided with input, output, and feedback resistors having resistance values which give the differential operational amplifier 150 a unity-gain value. Accordingly, the differential active summer 112 receives as input the delayed differential composite signal VTX and the delayed differential replica transmission signal VTXR and subtracts the latter signal from the former to produce at an output of the differential active summer 112 a differential receive signal which comprises the composite differential signal minus the differential replica transmission signal and thus corresponds to the signal received by the transceiver 170.

The simplification of the converter circuit 240 in the embodiment of FIG. 20, compared to the converter circuit 107 in the embodiment of FIG. 19, is made possible by the fact that the single-ended replica transmission signals VTXR+ and VTXR−produced by the transmission signal replicator 86 in the illustrated embodiment are characterized by the feature that when VTXR+ is asserted then VTXR− is zero (or ground), and when VTRX− is asserted then VTXR+ is zero (or ground). It is because the single-ended replica transmission signals VTXR+ and VTXR− have this characteristic that the two differential operational amplifiers 108 and 10 of the converter circuit 107 in the embodiment of FIG. 19 can be replaced by the single differential operational amplifier 142 in the converter circuit 240 of the embodiment of FIG. 20.

This reduction in components in the converter circuit 240 provides not only substantial simplification of the integrated circuit 170 as a whole, but it also reduces the well-recognized manufacturing problem of component mismatch, such as between the two differential operational amplifiers 108 and 10 of the embodiment of FIG. 19, for example, and improves common-mode rejection, which, in turn, results in overall improved performance of the transceiver 142.

Another exemplary embodiment of Ethernet transceiver communications circuitry is illustrated in the schematic of FIG. 21. Referring to FIG. 21, integrated circuit 170 comprises m differential pairs of voltage-to-current converters (VCC) 113. In the preferred embodiment, each VCC 113 comprises a voltage buffer comprising an operational amplifier 36, a transistor 38, and a resistor 39. The inverting input of each operational amplifier 36 receives a feedback signal from a node 109 at the junction of the source of a transistor 38 and a resistor 39. The non-inverting input of each operational amplifier 36 receives a control signal generated by a control circuit (CC) 111 comprising a DAC 42 and an optional low-pass filter (LPF) 43 in response to a bit of a digital control signal D. An important feature is that DAC 42 determines the slew rate. In the preferred embodiment, PF 43 can be implemented as a single-pole filter. Each VCC 113 generates a bi-level transmit signal component in response to the analog control signal. In a preferred embodiment for use with Gigabit Ethernet, integrated circuit 170 includes 8 differential pairs of VCCs, and so is capable of producing a 17-level signal.

The transmit signal components generated by VCCs 113aa through 113 am are combined to provide a multi-level signal that forms a first polarity of differential transmit signal VT, which appears at terminals 172, 174 as a component of composite signal VTX. The transmit signal components generated by VCCs 113ba through 113bm are combined to provide a multi-level signal that forms a second polarity of signal VT. Composite signal VTX is fed to a differential active summer 115, which can be implemented in a manner similar to summer 112 of FIG. 19. Summer 115 also receives replicas of the transmit signal components produced by each VCC 113.

One feature of the arrangement of FIG. 21 is that the transmit signal is free of the distortion shown in FIG. 24. FIG. 25 shows a waveform produced by the circuit of FIG. 21. Because each level of the transmit signal is generated independently by similar circuits, the slew rates are the same for each signal level. Consequently, as shown in FIG. 25, the rise time t for each signal level is the same.

Another feature of the arrangement of FIG. 21 is the provision of an accurate replica of the transmit signal components produced by the VCCs. In particular, referring to FIG. 21, the current that generates a replica of a transmit signal component at a node 109 is the very same current that generates the transmit signal component. Hence, the replica signal produced by a VCC 113 is unaffected by process and temperature variations, and so is a very accurate replica of the transmit signal component generated by that VCC 113. Further, because node 109 is a low-impedance node, the replica signal can be tapped at node 109 with very little disturbance to the transmit signal component.

For example VCC 113am is paired with VCC 113bm. Each VCC 113 in a differential pair provides a replica signal component to a converter 107, which can be implemented as shown in FIG. 19. For example, VCC 113am and VCC 113bm provide replica signal components to converter 107m. Each converter produces a differential replica signal component based on the single-ended signals received from the VCCs 113, and provides the differential replica signal components to summer 115. Summer 115 obtains the received signal VRCV by subtracting the differential replica signal components from the composite signal VTX that is present at the transceiver output terminals.

FIG. 26 shows detail of a converter 107a according to one implementation. The outputs of VCCs 113aa and 113ba are coupled through resistors 308 and 310 to a differential operational amplifier 302 having feedback resistors 304 and 306. The outputs of differential operational amplifier 302 are supplied to summer 115. The remaining converters 107 are similarly implemented and connected to summer 115.

Another exemplary embodiment of Ethernet transceiver communications circuitry is illustrated in the schematic of FIG. 27. The integrated circuit 170 of FIG. 27 differs from that of FIG. 21 in that a single converter 307 replaces the multiple converters 107a through 107m of FIG. 21.

FIG. 28 shows detail of converter 307 according to one implementation. The outputs of VCCs 113aa through 113am are coupled through resistors 408a through 408m to one input of a differential operational amplifier 402 having feedback resistors 404 and 406. The outputs of VCCs 113ba through 113bm are coupled through resistors 410a through 410m to the other input of differential operational amplifier 402. The outputs of differential operational amplifier 402 are supplied to summer 115.

FIG. 22 shows detail of a DAC 42 according to some implementations. Referring to FIG. 22, DAC 42 operates as described above for the current source 50 of FIG. 12. DAC 42 receives a bit D from decoder 166, and provides a control current Io to LPF 43. Current Io is a staircase waveform such as those discussed above with reference to FIGS. 15a and 15b. Because this control signal determines the rise time of the output of each DAC, the LPFs 43 produce a smoother output. This embodiment solves two problems. First, by providing the LPFs with a staircase waveform, the LPFs merely smooth the staircase waveform rather than define rise time. Second, because the DACs 42 are disposed in parallel, there are no variations in rise time because each DAC 42 has substantially the same current passing therethrough; that is, there is no bandwidth variation with resultant differences in rise time. The DACs 42 may also be controlled by any appropriate circuitry, such as a decoder disposed prior to the DACs which would, in effect, select which DACs are activated by proper application of the input signals. In other implementations each DAC 42 provides a single-step waveform to a LPF 43.

Thus each control circuit 111 (formed by a DAC 42 and a LPF 43) provides a ramp waveform to one of the voltage-to-current converters 113, thereby controlling the slew rates of the voltage-to-current converters. Controlling the slew rates in this manner reduces unwanted high-frequency components that would be generated with higher slew rates. Further, because the slew rates are similar for each of the voltage-to-current converters, the bandwidth of the multi-level transmit signal is not dependent on the value of the control signal, resulting in a signal with small and uniform distortion across signal levels.

FIG. 29 shows detail of a DAC 42 according to some implementations. DAC 42 includes a plurality of current sources 502a, 502b through 502n, and a plurality of delay elements 504. Current source 502a receives a bit D from decoder 166, and generates a current in response. Delay unit 504a provides a delayed signal to a current source 502b, which provides a delayed current, and so on. The sum of the currents are provided as current Io.

Another exemplary embodiment of Ethernet transceiver communications circuitry is illustrated in the schematic of FIG. 23. Referring to FIG. 23, integrated circuit 170 comprises m differential pairs of digital-to-analog converters (DAC) 190. Each DAC 190 provides a transmit signal component in response to a bit D of a digital control signal. The transmit signal components provided by DACs 190aa through 190am are combined to produce a first polarity of differential transmit signal VT, which appears at terminals 172, 174 as a component of composite signal VTX. Similarly, the transmit signal components provided by DACs 190ba through 190bm are combined to produce a second polarity of differential transmit signal VT. Signal VTX is also fed to summer 117.

Summer 117 also receives a replica of the transmit signal components produced by DACs 190a and 190b. The replicas are produced by DACs 190ca through 190 cm and DACs 190da through 190dm. Summer 117 subtracts the replica signal VTXR from the composite signal VTX to obtain the receive signal VRCV. In some implementations each DAC 190 is implemented as shown in FIG. 22.

The individual components shown in outline or designated by blocks in the attached drawings are all well-known in the arts, and their specific construction and operation are not critical to the operation or best mode for carrying out the invention.

While the present invention has been described with respect to what is presently considered to be the preferred embodiments, it will be understood that the invention is not limited to the disclosed embodiments. To the contrary, the invention covers various modifications and equivalent arrangements included within the spirit and scope of the appended claims. The scope of the claims is to be accorded the broadest interpretation so as to encompass all such modifications and equivalent structures and functions. For example, the input signals for FIGS. 7, 11, 13, 14 and 16 may be varied to produce different output waveforms. Also, the linear ramp produced by the current source of FIGS. 11 and 13, may be even further processed by the current source of FIG. 7, to produce smooth transition areas. Such modifications are within the scope of the present invention. Also, whereas the illustrated transistors are preferably CMOS transistor, n-type or p-type transistors may also be employed with the present invention.

Claims (156)

1. A communication circuit comprising:
a digital-to-analog converter to receive a digital control signal, and to provide an analog control signal, the digital-to-analog converter comprising
N current sources configured in a parallel arrangement,
wherein N is at least two, and
wherein each of the N current sources includes a respective control input,
M delay elements, an mth one of the M delay elements including an input in communication with an m−1th one of the M delay elements,
wherein M is equal to N−1,
wherein an output of the mth one of the M delay elements controls the control input of an m+1th one of the N current sources,
wherein an input of a first one of the M delay elements receives the digital control signal, and
wherein the analog control signal comprises the sum of the outputs of the N current sources; and
a voltage-to-current converter to provide a transmit signal based on the analog control signal.
2. The communication circuit of claim 1, wherein the M delay elements comprise at least one delay lock loop.
3. The communication circuit of claim 1, wherein the transmit signal is a Class B signal.
4. The communication circuit of claim 1, further comprising:
a low-pass filter to receive the analog control signal, and to provide a filtered analog control signal to the voltage-to-current converter.
5. The communication circuit of claim 4, wherein the low-pass filter comprises a single-pole filter.
6. The communication circuit of claim 1, wherein the voltage-to-current converter provides a replica of the transmit signal.
7. The communication circuit of claim 1, wherein the voltage-to-current converter comprises a voltage buffer.
8. The communication circuit of claim 1, wherein the communication circuit operates at up to gigabit speeds.
9. A communication circuit, comprising:
a digital-to-analog converter to receive a digital control signal, and to provide an analog control signal, the digital-to-analog converter comprising:
N current sources configured in a parallel arrangement, wherein N is at least two, and wherein each of the N current sources includes a respective control input,
M delay elements, an mth one of the M delay elements including an input in communication with an m−1th one of the M delay elements, wherein M is equal to N−1, wherein an output of the mth one of the M delay elements is arranged in communication with the control input of an m+1th one of the N current sources, wherein an input of a first one of the M delay elements receives the digital control signal, and
wherein the analog control signal comprises the a sum of the outputs of the N current sources;
a voltage-to-current converter to provide a transmit signal based on the analog control signal,
wherein the voltage-to-current-converter provides a replica of the transmit signal;
a first sub-circuit having a composite input to receive a differential composite signal comprising the transmit signal, a replica input to receive a differential replica signal comprising the replica of the transmit signal, and a difference output to provide a differential difference signal representing a difference between the differential composite signal and the differential replica signal;
a second sub-circuit which produces first and second single-ended replica signals which together substantially comprise the differential replica signal; and
a third sub-circuit, which is coupled to the first and second sub-circuits, and which produces the differential replica signal from the first and second single-ended replica signals.
10. A communication circuit comprising:
K digital-to-analog converters each receiving a corresponding digital control signal and each providing a corresponding analog control signal, wherein K is at least two;
K voltage-to-current converters each providing a corresponding bi-level transmit signal component in accordance with a respective one of the corresponding analog control signals; and
wherein the corresponding bi-level transmit signal component of each of the K voltage-to-current converters are combined to produce a J-level transmit signal, wherein J=K+1.
11. The communication circuit of claim 10, wherein the J-level transmit signal is a Class B signal.
12. The communication circuit of claim 10, wherein each of the K digital-to-analog converters comprises:
N current sources configured in a parallel arrangement, wherein N is at least two, and wherein each of the N current sources includes a respective control input; and
M delay elements, an mth one of the M delay elements including an input in communication with an m−1th one of the M delay elements, wherein M is equal to N−1, wherein an output of the mth one of the M delay elements is arranged in communication with the control input of an m+1th one of the N current sources, wherein an input of a first one of the M delay elements receives the corresponding digital control signal.
13. The communication circuit of claim 12, wherein the M delay elements comprise at least one delay lock loop.
14. The communication circuit of claim 10, wherein the K voltage-to-current converters provide a replica of the J-level transmit signal.
15. The communication circuit of claim 10, wherein each of the K voltage-to-current converters comprises a voltage buffer.
16. The communication circuit of claim 10, wherein the communication circuit operates at up to gigabit speeds.
17. A communication circuit, comprising:
K digital-to-analog converters each receiving a corresponding digital control signal and each providing a corresponding analog control signal, wherein K is at least two;
K voltage-to-current converters each providing a corresponding bi-level transmit signal component in accordance with a respective one of the corresponding analog control signals;
wherein the corresponding bi-level transmit signal component of each of the K voltage-to-current converters are combined to produce a J-level transmit signal, wherein J=K+1,
wherein the K voltage-to-current converters provide a replica of the J-level transmit signal,
wherein the replica of the transmit signal comprises first and second single-ended replica signals;
a first sub-circuit which produces a differential replica signal from the first and second single-ended replica signals; and
a second sub-circuit coupled to the first sub-circuit and the voltage-to-current converters and having a composite input to receive a differential composite signal comprising the transmit signal, a replica input to receive the differential replica signal, and a difference output to provide a differential difference signal representing a difference between the differential composite signal and the differential replica signal.
18. A communication circuit comprising:
K digital-to-analog converters each receiving a corresponding digital control signal and each providing a corresponding transmit signal component, wherein K is at least two, and wherein each of the K digital-to-analog converters comprises
N current sources configured in a parallel arrangement, wherein N is at least two, and wherein each of the N current sources includes a respective control input,
M delay elements, an mth one of the M delay elements including an input in communication with an m−1th one of the M delay elements, wherein M is equal to N−1, wherein an output of the mth one of the M delay elements controls the control input of an m+1th one of the N current sources, wherein an input of a first one of the M delay elements receives the corresponding digital control signal, and
wherein the corresponding transmit signal component comprises the a sum of the outputs of the N current sources; and
wherein the corresponding transmit signal component of each of the K digital-to-analog converters are combined to produce a J-level transmit signal, wherein J=K +1.
19. The communication circuit of claim 18, wherein the M delay elements comprise at least one delay lock loop.
20. The communication circuit of claim 18, wherein the J-level transmit signal is a Class B signal.
21. The communication circuit of claim 18, wherein the communication circuit operates at up to gigabit speeds.
22. A communication circuit, comprising:
K digital-to-analog converters each receiving a corresponding digital control signal and each providing a corresponding transmit signal component, wherein K is at least two, and wherein each of the K digital-to-analog converters comprises:
N current sources configured in a parallel arrangement, wherein N is at least two, and wherein each of the N current sources includes a respective control input,
M delay elements, an mth one of the M delay elements including an input in communication with an m−1th one of the M delay elements, wherein M is equal to N−1, wherein an output of the mth one of the M delay elements is arranged in communication with the control input of an m+1th one of the N current sources, wherein an input of a first one of the M delay elements receives the corresponding digital control signal, and
wherein the corresponding transmit signal component comprises the a sum of the outputs of the N current sources; and
wherein the corresponding transmit signal component of each of the K digital-to-analog converters are combined to produce a J-level transmit signal, wherein J=K+1; and
L digital-to-analog converters each receiving the corresponding digital control signal and each providing a corresponding replica transmit signal component,
wherein L=K; and
wherein the corresponding replica transmit signal component of each of the L digital-to-analog converters are combined to produce a J-level replica transmit signal.
23. An Ethernet controller comprising:
a digital-to-analog converter to receive a digital control signal, and to provide an analog control signal, the digital-to-analog converter comprising
N current sources configured in a parallel arrangement,
wherein N is at least two, and
wherein each of the N current sources includes a respective control input,
M delay elements, an mth one of the M delay elements including an input in communication with an m−1th one of the M delay elements,
wherein M is equal to N−1,
wherein an output of the mth one of the M delay elements controls the control input of an m+1th one of the N current sources,
wherein an input of a first one of the M delay elements receives the digital control signal, and
wherein the analog control signal comprises the sum of the outputs of the N current sources; and
a voltage-to-current converter to provide a transmit signal based on the analog control signal.
24. The Ethernet controller of claim 23, wherein the M delay elements comprise at least one delay lock loop.
25. The Ethernet controller of claim 23, wherein the transmit signal is a Class B signal.
26. The Ethernet controller of claim 23, further comprising:
a low-pass filter to receive the analog control signal, and to provide a filtered analog control signal to the voltage-to-current converter.
27. The Ethernet controller of claim 26, wherein the low-pass filter comprises a single-pole filter.
28. The Ethernet controller of claim 23, wherein the voltage-to-current converter provides a replica of the transmit signal.
29. The Ethernet controller of claim 23, wherein the voltage-to-current converter comprises a voltage buffer.
30. The Ethernet controller of claim 23, wherein the Ethernet controller operates at up to gigabit speeds.
31. An Ethernet controller, comprising:
a digital-to-analog converter to receive a digital control signal, and to provide an analog control signal, the digital-to-analog converter comprising:
N current sources configured in a parallel arrangement, wherein N is at least two, and wherein each of the N current sources includes a respective control input,
M delay elements, an mth one of the M delay elements including an input in communication with an m−1th one of the M delay elements, wherein M is equal to N−1, wherein an output of the mth one of the M delay elements is arranged in communication with the control input of an m+1th one of the N current sources, wherein an input of a first one of the M delay elements receives the digital control signal, and
wherein the analog control signal comprises the a sum of the outputs of the N current sources;
a voltage-to-current converter to provide a transmit signal based on the analog control signal,
wherein the voltage-to-current converter provides a replica of the transmit signal;
a first sub-circuit having a composite input to receive a differential composite signal comprising the transmit signal, a replica input to receive a differential replica signal comprising the replica of the transmit signal, and a difference output to provide a differential difference signal representing a difference between the differential composite signal and the differential replica signal;
a second sub-circuit which produces first and second single-ended replica signals which together substantially comprise the differential replica signal; and
a third sub-circuit, which is coupled to the first and second sub-circuits, and which produces the differential replica signal from the first and second single-ended replica signals.
32. An Ethernet controller comprising:
K digital-to-analog converters each receiving a corresponding digital control signal and each providing a corresponding analog control signal, wherein K is at least two;
K voltage-to-current converters each providing a corresponding bi-level transmit signal component in accordance with a respective one of the corresponding analog control signals; and
wherein the corresponding bi-level transmit signal component of each of the K voltage-to-current converters are combined to produce a J-level transmit signal, wherein J=K+1.
33. The Ethernet controller of claim 32, wherein the J-level transmit signal is a Class B signal.
34. The Ethernet controller of claim 32, wherein each of the K digital-to-analog converters comprises:
N current sources configured in a parallel arrangement, wherein N is at least two, and wherein each of the N current sources includes a respective control input; and
M delay elements, an mth one of the M delay elements including an input in communication with an m−1th one of the M delay elements, wherein M is equal to N−1, wherein an output of the mth one of the M delay elements is arranged in communication with the control input of an m+1th one of the N current sources, wherein an input of a first one of the M delay elements receives the corresponding digital control signal.
35. The Ethernet controller of claim 34, wherein the M delay elements comprise at least one delay lock loop.
36. The Ethernet controller of claim 32, wherein the K voltage-to-current converters provide a replica of the J-level transmit signal.
37. The Ethernet controller of claim 32, wherein each of the K voltage-to-current converters comprises a voltage buffer.
38. The Ethernet controller of claim 32, wherein the Ethernet controller operates at up to gigabit speeds.
39. An Ethernet controller, comprising:
K digital-to-analog converters each receiving a corresponding digital control signal and each providing a corresponding analog control signal, wherein K is at least two;
K voltage-to-current converters each providing a corresponding bi-level transmit signal component in accordance with a respective one of the corresponding analog control signals; and
wherein the corresponding bi-level transmit signal component of each of the K voltage-to-current converters are combined to produce a J-level transmit signal, wherein J=K+1,
wherein the K voltage-to-current converters provide a replica of the J-level transmit signal,
wherein the replica of the transmit signal comprises first and second single-ended replica signals;
a first sub-circuit which produces a differential replica signal from the first and second single-ended replica signals; and
a second sub-circuit coupled to the first sub-circuit and the voltage-to-current converters and having a composite input to receive a differential composite signal comprising the transmit signal, a replica input to receive the differential replica signal, and a difference output to provide a differential difference signal representing a difference between the differential composite signal and the differential replica signal.
40. An Ethernet controller comprising:
K digital-to-analog converters each receiving a corresponding digital control signal and each providing a corresponding transmit signal component, wherein K is at least two, and wherein each of the K digital-to-analog converters comprises
N current sources configured in a parallel arrangement, wherein N is at least two, and wherein each of the N current sources includes a respective control input,
M delay elements, an mth one of the M delay elements including an input in communication with an m−1th one of the M delay elements, wherein M is equal to N−1, wherein an output of the mth one of the M delay elements controls the control input of an m+1th one of the N current sources, wherein an input of a first one of the M delay elements receives the corresponding digital control signal, and
wherein the corresponding transmit signal component comprises the a sum of the outputs of the N current sources; and
wherein the corresponding transmit signal component of each of the K digital-to-analog converters are combined to produce a J-level transmit signal, wherein J=K+1.
41. The Ethernet controller of claim 40, wherein the M delay elements comprise at least one delay lock loop.
42. The Ethernet controller of claim 40, wherein the J-level transmit signal is a Class B signal.
43. The Ethernet controller of claim 40, wherein the Ethernet controller operates at up to gigabit speeds.
44. An Ethernet controller, comprising:
K digital-to-analog converters each receiving a corresponding digital control signal and each providing a corresponding transmit signal component, wherein K is at least two, and wherein each of the K digital-to-analog converters comprises:
N current sources configured in a parallel arrangement, wherein N is at least two, and wherein each of the N current sources includes a respective control input,
M delay elements, an mth one of the M delay elements including an input in communication with an m−1th one of the M delay elements, wherein M is equal to N−1, wherein an output of the mth one of the M delay elements is arranged in communication with the control input of an m+1th one of the N current sources, wherein an input of a first one of the M delay elements receives the corresponding digital control signal, and
wherein the corresponding transmit signal component comprises the a sum of the outputs of the N current sources; and
wherein the corresponding transmit signal component of each of the K digital-to-analog converters are combined to produce a J-level transmit signal, wherein J=K+1; and
L digital-to-analog converters each receiving the corresponding digital control signal and each providing a corresponding replica transmit signal component,
wherein L=K; and
wherein the corresponding replica signal component of each of the L digital-to-analog converters are combined to produce a J-level replica transmit signal.
45. A communication circuit comprising:
digital-to-analog converter means for receiving a digital control signal, and for providing an analog control signal, the digital-to-analog converter means comprising
N current source means for providing current configured in a parallel arrangement,
wherein N is at least two, and
wherein each of the N current source means includes a respective means for inputting; and
M delay means for delaying, an mth one of the M delaying means including means for inputting in communication with an m−1th one of the M delay means,
wherein M is equal to N−1, and
wherein means for outputting of the mth one of the M delay means controls the inputting means of an m+1th one of the N current source means, and
wherein the analog control signal comprises the sum of the outputs of the N current source means; and
voltage-to-current converter means for providing a transmit signal based on the analog control signal.
46. The communication circuit of claim 45, wherein the M delay means comprise at least one delay lock loop.
47. The communication circuit of claim 45, wherein the transmit signal is a Class B signal.
48. The communication circuit of claim 45, further comprising:
filter means for receiving the analog control signal, and for providing a low-pass filtered analog control signal to the voltage-to-current converter means.
49. The communication circuit of claim 48, wherein the filter means comprises a single-pole filter.
50. The communication circuit of claim 45, wherein the voltage-to-current converter means provides a replica of the transmit signal.
51. The communication circuit of claim 45, wherein the voltage-to-current converter means comprises a voltage buffer.
52. The communication circuit of claim 45, wherein the communication circuit operates at up to gigabit speeds.
53. A communication circuit, comprising:
digital-to-analog converter means for receiving a digital control signal, and for providing an analog control signal, the digital-to-analog converter means comprising:
N current source means for providing current configured in a parallel arrangement, wherein N is at least two, and wherein each of the N current source means includes a respective means for inputting; and
M delay means for delaying, an mth one of the M delaying delay means including means for inputting in communication with an m−1th one of the M delay means, wherein M is equal to N−1, and wherein means for outputting of the mth one of the M delay means is arranged in communication with the inputting means for inputting of an m+1th one of the N current source means, and
wherein the analog control signal comprises the a sum of the outputs of the N current source means;
voltage-to-current converter means for providing a transmit signal based on the analog control signal,
wherein the voltage-to-current converter means provides a replica of the transmit signal;
summing means for receiving a differential composite signal comprising the transmit signal, receiving a differential replica signal comprising the replica of the transmit signal, and providing a differential difference signal representing a difference between the differential composite signal and the differential replica signal;
replicating means for producing first and second single-ended replica signals which together substantially comprise the differential replica signal; and
converting means, which is coupled to the summing means and replicating means, for producing the differential replica signal from the first and second single-ended replica signals.
54. A communication circuit comprising:
K digital-to-analog converter means each for receiving a corresponding digital control signal and each for providing a corresponding analog control signal, wherein K is at least two;
K voltage-to-current converter means each for providing a corresponding bi-level transmit signal component in accordance with a respective one of the corresponding analog control signals; and
wherein the corresponding bi-level transmit signal components of each of the K voltage-to-current converter means are combined to produce a J-level transmit signal, wherein J=K+1.
55. The communication circuit of claim 54, wherein the J-level transmit signal is a Class B signal.
56. The communication circuit of claim 54, wherein each of the K digital-to-analog converter means comprises:
N current source means for providing current configured in a parallel arrangement, wherein N is at least two, and wherein each of the N current source means includes a respective means for inputting; and
M delay means for delaying, an mth one of the M delaying delay means including means for inputting in communication with an m−1th one of the M delay means, wherein M is equal to N−1, and wherein means for outputting of the mth one of the M delay means is arranged in communication with the inputting means for inputting of an m+1th one of the N current source means.
57. The communication circuit of claim 56, wherein the M delay means comprise at least one delay lock loop.
58. The communication circuit of claim 54, wherein the K voltage-to-current converter means provide a replica of the J-level transmit signal.
59. The communication circuit of claim 54, wherein each of the K voltage-to-current converter means comprises a voltage buffer.
60. The communication circuit of claim 54, wherein the communication circuit operates at up to gigabit speeds.
61. A communication circuit, comprising:
K digital-to-analog converter means each for receiving a corresponding digital control signal and each for providing a corresponding analog control signal, wherein K is at least two;
K voltage-to-current converter means each for providing a corresponding bi-level transmit signal component in accordance with a respective one of the corresponding analog control signals,
wherein the corresponding bi-level transmit signal components of each of the K voltage-to-current converter means are combined to produce a J-level transmit signal, wherein J=K+1,
wherein the K voltage-to-current converter means provide a replica of the J-level transmit signal,
wherein the replica of the transmit signal comprises first and second single-ended replica signals;
converter means for producing a differential replica signal from the first and second single-ended replica signals; and
summing means, coupled to the converter means and the voltage-to-current converter means, for receiving a differential composite signal comprising the transmit signal, receiving the differential replica signal, and providing a differential difference signal representing a difference between the differential composite signal and the differential replica signal.
62. A communication circuit comprising:
K digital-to-analog converter means each for receiving a corresponding digital control signal and each for providing a corresponding transmit signal component, wherein K is at least two, and wherein at least one each of the K digital-to-analog converter means comprises
N current source means for providing current configured in a parallel arrangement, wherein N is at least two, and wherein each of the N current source means includes a respective means for inputting; and
M delay means for delaying, an mth one of the M delaying delay means including means for inputting in communication with an m−1th one of the M delay means, wherein M is equal to N−1, and wherein means for outputting of the mth one of the M delay means controls the inputting means for inputting of an m+1th one of the N current source means, and
wherein the corresponding transmit signal component comprises the a sum of the outputs of the N current sources; and
wherein the corresponding transmit signal components of each of the K digital-to-analog converter means are combined to produce a J-level transmit signal, wherein J=K+1.
63. The communication circuit of claim 62, wherein the M delay means comprise at least one delay lock loop.
64. The communication circuit of claim 62, wherein the J-level transmit signal is a Class B signal.
65. The communication circuit of claim 62, wherein the communication circuit operates at up to gigabit speeds.
66. A communication circuit, comprising:
K digital-to-analog converter means each for receiving a corresponding digital control signal and each for providing a corresponding transmit signal component,
wherein K is at least two, and
wherein at least one each of the K digital-to-analog converter means comprises:
N current source means for providing current configured in a parallel arrangement,
wherein N is at least two, and
wherein each of the N current source means includes a respective means for inputting, and
M delay means for delaying, an mth one of the M delaying delay means including means for inputting in communication with an m−1th one of the M delay means,
wherein M is equal to N−1, and
wherein means for outputting of the mth one of the M delay means is arranged in communication with the inputting means for inputting of an m+1th one of the N current source means,
wherein the corresponding transmit signal component comprises the a sum of the outputs of the N current sources, and
wherein the corresponding transmit signal components of each of the K digital-to-analog converter means are combined to produce a J-level transmit signal wherein J=K+1; and
L digital-to-analog converter means each for receiving the corresponding digital control signal and each for providing a corresponding replica transmit signal component,
wherein L=K, and
wherein the corresponding replica transmit signal components of each of the L digital-to-analog converters are combined to produce a J-level replica transmit signal.
67. An Ethernet controller comprising:
digital-to-analog converter means for receiving a digital control signal, and for providing an analog control signal, the digital-to-analog converter means comprising
N current source means for providing current configured in a parallel arrangement,
wherein N is at least two, and
wherein each of the N current source means includes a respective means for inputting; and
M delay means for delaying, an mth one of the M delaying means including means for inputting in communication with an m−1th one of the M delay means,
wherein M is equal to N−1, and
wherein means for outputting of the mth one of the M delay means controls the inputting means of an m+1th one of the N current source means, and
wherein the analog control signal comprises the sum of the outputs of the N current source means; and
voltage-to-current converter means for providing a transmit signal based on the analog control signal.
68. The Ethernet controller of claim 67, wherein the M delay means comprise at least one delay lock loop.
69. The Ethernet controller of claim 67, wherein the transmit signal is a Class B signal.
70. The Ethernet controller of claim 67, further comprising:
filter means for receiving the analog control signal, and for providing a low-pass filtered analog control signal to the voltage-to-current converter means.
71. The Ethernet controller of claim 70, wherein the filter means comprises a single-pole filter.
72. The Ethernet controller of claim 67, wherein the voltage-to-current converter means provides a replica of the transmit signal.
73. The Ethernet controller of claim 67, wherein the voltage-to-current converter means comprises a voltage buffer.
74. The Ethernet controller of claim 67, wherein the Ethernet controller operates at up to gigabit speeds.
75. An Ethernet controller, comprising:
digital-to-analog converter means for receiving a digital control signal, and for providing an analog control signal, the digital-to-analog converter means comprising:
N current source means for providing current configured in a parallel arrangement, wherein N is at least two, and wherein each of the N current source means includes a respective means for inputting; and
M delay means for delaying, an mth one of the M delaying delay means including means for inputting in communication with an m−1th one of the M delay means, wherein M is equal to N−1, and wherein means for outputting of the mth one of the M delay means is arranged in communication with the inputting means for inputting of an m+1th one of the N current source means, and
wherein the analog control signal comprises the a sum of the outputs of the N current source means;
voltage-to-current converter means for providing a transmit signal based on the analog control signal,
wherein the voltage-to-current converter means provides a replica of the transmit signal;
summing means for receiving a differential composite signal comprising the transmit signal, receiving a differential replica signal comprising the replica of the transmit signal, and providing a differential difference signal representing a difference between the differential composite signal and the differential replica signal;
replicating means for producing first and second single-ended replica signals which together substantially comprise the differential replica signal; and
converting means, which is coupled to the summing means and replicating means, for producing the differential replica signal from the first and second single-ended replica signals.
76. An Ethernet controller comprising:
K digital-to-analog converter means each for receiving a corresponding digital control signal and each for providing a corresponding analog control signal, wherein K is at least two;
K voltage-to-current converter means each for providing a corresponding bi-level transmit signal component in accordance with a respective one of the corresponding analog control signals; and
wherein the corresponding bi-level transmit signal components of each of the K voltage-to-current converter means are combined to produce a J-level transmit signal, wherein J=K+1.
77. The Ethernet controller of claim 76, wherein the J-level transmit signal is a Class B signal.
78. The Ethernet controller of claim 76, wherein each of the K digital-to-analog converter means comprises:
N current source means for providing current configured in a parallel arrangement, wherein N is at least two, and wherein each of the N current source means includes a respective means for inputting; and
M delay means for delaying, an mth one of the M delaying delay means including means for inputting in communication with an m−1th one of the M delay means, wherein M is equal to N−1, and wherein means for outputting of the mth one of the M delay means is arranged in communication with the inputting means for inputting of an m+1th one of the N current source means.
79. The Ethernet controller of claim 78, wherein the M delay means comprise at least one delay lock loop.
80. The Ethernet controller of claim 76, wherein the K voltage-to-current converter means provide a replica of the J-level transmit signal.
81. The Ethernet controller of claim 76, wherein each of the K voltage-to-current converter means comprises a voltage buffer.
82. The Ethernet controller of claim 76, wherein the Ethernet controller operates at up to gigabit speeds.
83. An Ethernet controller, comprising:
K digital-to-analog converter means each for receiving a corresponding digital control signal and each for providing a corresponding analog control signal, wherein K is at least two;
K voltage-to-current converter means each for providing a corresponding bi-level transmit signal component in accordance with a respective one of the corresponding analog control signals,
wherein the corresponding bi-level transmit signal components of each of the K voltage-to-current converter means are combined to produce a J-level transmit signal, wherein J=K+1,
wherein the K voltage-to-current converter means provide a replica of the J-level transmit signal,
wherein the replica of the transmit signal comprises first and second single-ended replica signals;
converter means for producing a differential replica signal from the first and second single-ended replica signals; and
summing means, coupled to the converter means and the voltage-to-current converter means, for receiving a differential composite signal comprising the transmit signal, receiving the differential replica signal, and providing a differential difference signal representing a difference between the differential composite signal and the differential replica signal.
84. An Ethernet controller comprising:
K digital-to-analog converter means each for receiving a corresponding digital control signal and each for providing a corresponding transmit signal component, wherein K is at least two, and wherein at least one each of the K digital-to-analog converter means comprises
N current source means for providing current configured in a parallel arrangement, wherein N is at least two, and wherein each of the N current source means includes a respective means for inputting, and
M delay means for delaying, an mth one of the M delaying delay means including means for inputting in communication with an m−1th one of the M delay means, wherein M is equal to N−1, and wherein means for outputting of the mth one of the M delay means controls the inputting means for inputting of an m+1th one of the N current source means,
wherein the corresponding transmit signal component comprises the a sum of the outputs of the N current sources; and
wherein the corresponding transmit signal components of each of the K digital-to-analog converter means are combined to produce a J-level transmit signal, wherein J=K+1.
85. The Ethernet controller of claim 84, wherein the M delay means comprise at least one delay lock loop.
86. The Ethernet controller of claim 84, wherein the J-level transmit signal is a Class B signal.
87. The Ethernet controller of claim 84, wherein the Ethernet controller operates at up to gigabit speeds.
88. An Ethernet controller, comprising:
K digital-to-analog converter means each for receiving a corresponding digital control signal and each for providing a corresponding transmit signal component,
wherein K is at least two, and
wherein at least one each of the K digital-to-analog converter means comprises:
N current source means for providing current configured in a parallel arrangement,
wherein N is at least two, and
wherein each of the N current source means includes a respective means for inputting, and
M delay means for delaying, an mth one of the M delaying delay means including means for inputting in communication with an m−1th one of the M delay means,
wherein M is equal to N−1, and
wherein means for outputting of the mth one of the M delay means is arranged in communication with the inputting means for inputting of an m+1th one of the N current source means,
wherein the corresponding transmit signal component comprises the a sum of the outputs of the N current sources, and
wherein the corresponding transmit signal components of each of the K digital-to-analog converter means are combined to produce a J-level transmit signal, wherein J=K+1; and
L digital-to-analog converter means each for receiving the corresponding digital control signal and each for providing a corresponding replica transmit signal component, wherein L=K, and
wherein the corresponding replica transmit signal components of each of the L digital-to-analog converters are combined to produce a J-level replica transmit signal.
89. A communication method comprising:
receiving a digital control signal;
providing an analog control signal in accordance with the digital control signal, comprising
supplying N sources of current, wherein N is at least two;
controlling the supply of current from each of the N sources of current;
delaying current from M of the N sources of current,
where M is equal to N−1, and
wherein an output of an mth one of M delaying steps controls an m+1th one of the N sources of current; and
summing the delayed currents,
wherein the analog control signal comprises the sum of the delayed currents; and
providing a transmit signal based on the analog control signal.
90. The communication method of claim 89, wherein the transmit signal is a Class B signal.
91. The communication method of claim 89, further comprising:
low-pass filtering the analog control signal; and
wherein the transmit signal is based on the low-pass filtered analog control signal.
92. The communication method of claim 91, wherein low-pass filtering the analog control signal comprises single-pole filtering the analog control signal.
93. The communication method of claim 89, further comprising providing a replica of the transmit signal.
94. The communication method of claim 89, wherein the communication method operates at up to gigabit speeds.
95. A communication method, comprising the steps of:
receiving a digital control signal;
providing an analog control signal in accordance with the digital control signal, comprising the steps of:
supplying N sources of current, wherein N is at least two;
controlling the supply of current from each of the N sources of current;
delaying current from M of the N sources of current, where M is equal to N−1; and
summing the delayed currents,
wherein the analog control signal comprises the a sum of the delayed currents;
providing a transmit signal based on the analog control signal;
providing a replica of the transmit signal;
receiving a differential composite signal comprising the transmit signal;
receiving a differential replica signal comprising the replica of the transmit signal;
providing a differential difference signal representing a difference between the differential composite signal and the differential replica signal;
producing first and second single-ended replica signals which together substantially comprise the differential replica signal; and
producing the differential replica signal from the first and second single-ended replica signals.
96. A communication method comprising:
receiving K digital control signals, wherein K is at least two;
providing a corresponding analog control signal for each of the K digital control signals;
providing a corresponding bi-level transmit signal component in accordance with a respective one of the corresponding analog control signals; and
combining the corresponding bi-level transmit signal components to produce a J-level transmit signal, wherein J=K+1.
97. The communication method of claim 96, wherein the J-level transmit signal is a Class B signal.
98. The communication method of claim 96, wherein providing a corresponding analog control signal comprises:
supplying N sources of current, wherein N is at least two;
controlling the supply of current from each of the N sources of current;
delaying current from M of the N sources of current, where M is equal to N−1; and summing the delayed currents.
99. The communication method of claim 96, further comprising:
providing a replica of the J-level transmit signal.
100. The communication method of claim 96, wherein the communication method operates at up to gigabit speeds.
101. A communication method, comprising the steps of:
receiving K digital control signals, wherein K is at least two;
providing a corresponding analog control signal for each of the K digital control signals;
providing a corresponding bi-level transmit signal component in accordance with a respective one of the corresponding analog control signals;
combining the corresponding bi-level transmit signal components to produce a i-level transmit signal, wherein J=K+1;
providing a replica of the J-level transmit signal,
wherein the replica of the transmit signal comprises first and second single-ended replica signals;
producing a differential replica signal from the first and second single-ended replica signals; and
providing a differential difference signal representing a difference between the differential replica signal and a differential composite signal comprising the transmit signal.
102. A communication method comprising:
receiving K digital control signals, wherein K is at least two;
providing a corresponding transmit signal component for each of the K digital control signals, comprising
supplying N sources of current, wherein N is at least two,
controlling the supply of current from each of the N sources of current,
delaying current from M of the N sources of current,
where M is equal to N−1, and
wherein an output of an mth one of M delaying steps controls an m+1th one of the N sources of current, and
summing the delayed currents,
wherein the corresponding transmit signal component comprises the a sum of the delayed currents; and
combining the corresponding transmit signal components to produce a J-level transmit signal, wherein J=K+1.
103. The communication method of claim 102, wherein the J-level transmit signal is a Class B signal.
104. The communication method of claim 102, wherein the communication method operates at up to gigabit speeds.
105. A communication method, comprising the steps of:
receiving K digital control signals, wherein K is at least two;
providing a corresponding transmit signal component for each of the K digital control signals, comprising the steps of:
supplying N sources of current, wherein N is at least two;
controlling the supply of current from each of the N sources of current;
delaying current from M of the N sources of current, where M is equal to N−1; and
summing the delayed currents,
wherein the corresponding transmit signal component comprises the a sum of the delayed currents;
combining the corresponding transmit signal components to produce a J-level transmit signal, wherein J=K+1;
receiving the corresponding digital control signals;
providing a corresponding replica transmit signal component for each of the corresponding digital control signals; and
combining the corresponding replica transmit signal components to produce a J-level replica transmit signal.
106. A communication circuit, comprising:
a plurality of sets of digital-to-analog converters (DACs),
wherein the plurality of sets of DACs are arranged in parallel,
wherein each DAC within a set of DACs is configured to receive a digital signal and to provide an output signal, and
wherein each DAC comprises:
N current sources arranged in parallel,
wherein N is at least two,
wherein each of the N current sources includes a respective control input, and
wherein the output signal provided by each DAC comprises a sum of outputs of the N current sources; and
M delay elements,
wherein an mth one of the M delay elements includes an input in communication with an m−1th one of the M delay elements,
wherein M is equal to N−1,
wherein an output of the mth one of the M delay elements controls the control input of an m+1th one of the N current sources,
wherein an input of a first one of the M delay elements receives the digital signal, and
wherein a sum of each output signal from a respective one of the plurality of sets of DACs forms a transmit signal, and
wherein a first set of the plurality of sets of DACs is configured to produce a first polarity of a differential replica signal comprising replicas of transmit signal components output by the DACs of the first set.
107. The communication circuit of claim 106, comprising:
a summer for summing each output signal from the respective one of the plurality of sets of DACs.
108. The communication circuit of claim 106, wherein the plurality of sets of DACs comprises K sets of DACs, and
wherein the transmit signal comprises a J-level transmit signal,
wherein J=K+1.
109. The communication circuit of claim 106, wherein each of the N current sources of each DAC is arranged in a differential configuration.
110. The communication circuit of claim 106, wherein the M delay elements of each DAC comprise at least one delay lock loop.
111. The communication circuit of claim 106, wherein the transmit signal comprises a Class B signal.
112. The communication circuit of claim 106, wherein a said first set of the plurality of sets of DACs is configured to produce a first polarity of a differential composite signal comprising transmit signal components output by the DACs of the first set, and configured to produce a first polarity of a differential replica signal comprising replicas of the transmit signal components output by the DACs of the first set .
113. The communication circuit of claim 112, wherein a second set of the plurality of sets of DACs is configured to produce a second polarity of the differential composite signal comprising transmit signal components output by the DACs of the second set, and configured to produce a second polarity of the differential replica signal comprising replicas of the transmit signal components output by the DACs of the second set.
114. The communication circuit of claim 113, wherein a differential difference signal is produced comprising a difference between the differential composite signal and the differential replica signal.
115. The communication circuit of claim 114, wherein the differential difference signal comprises a receive signal.
116. The communication circuit of claim 106, wherein the communication circuit operates at up to gigabit speeds.
117. A communication circuit, comprising:
a plurality of sets of digital-to-analog converter (DAC) means,
wherein the plurality of sets of DAC means are arranged in parallel,
wherein each DAC means within a set of DAC means is configured to receive a digital signal and to provide an output signal, and
wherein each DAC means comprises:
N current source means arranged in parallel,
wherein N is at least two,
wherein each of the N current source means includes a respective means for inputting, and
wherein the output signal provided by each DAC means comprises a sum of outputs of the N current source means; and
M delay means,
wherein an mth one of the M delay means includes a means for inputting in communication with an m−1th one of the M delay means,
wherein M is equal to N−1,
wherein means for outputting of the mth one of the M delay means controls the inputting means for inputting of an m+1th one of the N current source means,
wherein the inputting means for inputting of a first one of the M delay elements means receives the digital signal, and
wherein a sum of each output signal from a respective one of the plurality of sets of DAC means forms a transmit signal, and
wherein a first set of the plurality of sets of DAC means is configured to produce a first polarity of a differential replica signal comprising replicas of the transmit signal components output by the DAC means of the first set.
118. The communication circuit of claim 117, comprising:
means for summing each output signal from the respective one of the plurality of sets of DAC means.
119. The communication circuit of claim 117, wherein the plurality of sets of DAC means comprises K sets of DAC means, and
wherein the transmit signal comprises a J-level transmit signal,
wherein J=K+1.
120. The communication circuit of claim 117, wherein each of the N current source means of each DAC means is arranged in a differential configuration.
121. The communication circuit of claim 117, wherein the M delay means of each DAC means comprise at least one delay lock loop means.
122. The communication circuit of claim 117, wherein the transmit signal comprises a Class B signal.
123. The communication circuit of claim 117, wherein a said first set of the plurality of sets of DAC means is configured to produce a first polarity of a differential composite signal comprising transmit signal components output by the DAC means of the first set, and configured to produce a first polarity of a differential replica signal comprising replicas of the transmit signal components output by the DAC means of the first set .
124. The communication circuit of claim 123, wherein a second set of the plurality of sets of DAC means is configured to produce a second polarity of the differential composite signal comprising transmit signal components output by the DAC means of the second set, and configured to produce a second polarity of the differential replica signal comprising replicas of the transmit signal components output by the DAC means of the second set.
125. The communication circuit of claim 124, wherein a differential difference signal is produced comprising a difference between the differential composite signal and the differential replica signal.
126. The communication circuit of claim 125, wherein the differential difference signal comprises a receive signal.
127. The communication circuit of claim 117, wherein the communication circuit operates at up to gigabit speeds.
128. An Ethernet controller, comprising:
a plurality of sets of transceivers,
wherein the plurality of sets of transceivers are arranged in parallel,
wherein each transceiver within a set of transceivers is configured to receive a digital signal and to provide an output signal, and
wherein each transceiver comprises:
N current sources arranged in parallel,
wherein N is at least two,
wherein each of the N current sources includes a respective control input, and
wherein the output signal provided by each transceiver comprises a sum of outputs of the N current sources; and
M delay elements,
wherein an mth one of the M delay elements includes an input in communication with an m−1th one of the M delay elements,
wherein M is equal to N−1,
wherein an output of the mth one of the M delay elements controls the control input of an m+1th one of the N current sources,
wherein an input of a first one of the M delay elements receives the digital signal, and
wherein a sum of each output signal from a respective one of the plurality of sets of transceivers forms a transmit signal, and
wherein a first set of the plurality of sets of transceivers is configured to produce a first polarity of a differential replica signal comprising replicas of the transmit signal components output by the transceivers of the first set.
129. The Ethernet controller of claim 128, comprising:
a summer for summing each output signal from the respective one of the plurality of sets of transceivers.
130. The Ethernet controller of claim 128, wherein the plurality of sets of transceivers comprises K sets of transceivers, and
wherein the transmit signal comprises a J-level transmit signal,
wherein J=K+1.
131. The Ethernet controller of claim 128, wherein each of the N current sources of each transceiver is arranged in a differential configuration.
132. The Ethernet controller of claim 128, wherein the M delay elements of each transceiver comprise at least one delay lock loop.
133. The Ethernet controller of claim 128, wherein the transmit signal comprises a Class B signal.
134. The Ethernet controller of claim 128, wherein a said first set of the plurality of sets of transceivers is configured to produce a first polarity of a differential composite signal comprising transmit signal components output by the transceivers of the first set, and configured to produce a first polarity of a differential replica signal comprising replicas of the transmit signal components output by the transceivers of the first set .
135. The Ethernet controller of claim 134, wherein a second set of the plurality of sets of transceivers is configured to produce a second polarity of the differential composite signal comprising transmit signal components output by the transceivers of the second set, and configured to produce a second polarity of the differential replica signal comprising replicas of the transmit signal components output by the transceivers of the second set.
136. The Ethernet controller of claim 135, wherein a differential difference signal is produced comprising a difference between the differential composite signal and the differential replica signal.
137. The Ethernet controller of claim 136, wherein the differential difference signal comprises a receive signal.
138. The Ethernet controller of claim 128, wherein the Ethernet controller operates at up to gigabit speeds.
139. An Ethernet controller, comprising:
a plurality of sets of transceiver means,
wherein the plurality of sets of transceiver means are arranged in parallel,
wherein each transceiver means within a set of transceiver means is configured to receive a digital signal and to provide an output signal, and
wherein each transceiver means comprises:
N current source means arranged in parallel,
wherein N is at least two,
wherein each of the N current source means includes a respective means for inputting, and
wherein the output signal provided by each transceiver means comprises a sum of outputs of the N current source means; and
M delay means,
wherein an mth one of the M delay means includes a means for inputting in communication with an m−1th one of the M delay means,
wherein M is equal to N−1,
wherein means for outputting of the mth one of the M delay means controls the inputting means for inputting of an m+1th one of the N current source means,
wherein the inputting means for inputting of a first one of the M delay elements means receives the digital signal, and
wherein a sum of each output signal from a respective one of the plurality of sets of transceiver means forms a transmit signal, and
wherein a first set of the plurality of sets of transceiver means is configured to produce a first polarity of a differential replica signal comprising replicas of transmit signal components output by the transceiver means of the first set.
140. The Ethernet controller of claim 139, comprising:
means for summing each output signal from the respective one of the plurality of sets of transceiver means.
141. The Ethernet controller of claim 139, wherein the plurality of sets of transceiver means comprises K sets of transceiver means, and
wherein the transmit signal comprises a J-level transmit signal,
wherein J=K+1.
142. The Ethernet controller of claim 139, wherein each of the N current source means of each transceiver means is arranged in a differential configuration.
143. The Ethernet controller of claim 139, wherein the M delay means of each transceiver means comprise at least one delay lock loop means.
144. The Ethernet controller of claim 139, wherein the transmit signal comprises a Class B signal.
145. The Ethernet controller of claim 139, wherein a said first set of the plurality of sets of transceiver means is configured to produce a first polarity of a differential composite signal comprising transmit signal components output by the transceiver means of the first set, and configured to produce a first polarity of a differential replica signal comprising replicas of the transmit signal components output by the transceiver means of the first set .
146. The Ethernet controller of claim 145, wherein a second set of the plurality of sets of transceiver means is configured to produce a second polarity of the differential composite signal comprising transmit signal components output by the transceiver means of the second set, and configured to produce a second polarity of the differential replica signal comprising replicas of the transmit signal components output by the transceiver means of the second set.
147. The Ethernet controller of claim 146, wherein a differential difference signal is produced comprising a difference between the differential composite signal and the differential replica signal.
148. The Ethernet controller of claim 147, wherein the differential difference signal comprises a receive signal.
149. The Ethernet controller of claim 139, wherein the Ethernet controller operates at up to gigabit speeds.
150. A communication method, comprising the steps of:
a.) receiving K digital signals, wherein K is at least two;
b.) providing K corresponding transmit signal components in accordance with each of the K digital signals,
wherein for each transmit signal component, step (b) comprises the steps of:
b1.) supplying N sources of current,
wherein N is at least two;
b2.) controlling the supply of current from each of the N sources of current;
b3.) delaying current from M of the N sources of current,
wherein M is equal to N−1, and
wherein an output of an mth one of M delaying steps controls an m+1th one of the N sources of current; and
b4.) summing the delayed currents; and
c.) combining the K corresponding transmit signal components to produce a J-level transmit signal.
151. The method of claim 150, wherein J=K+1.
152. The method of claim 150, wherein the transmit signal comprises a Class B signal.
153. The method of claim 150, comprising the steps of:
receiving a first polarity of a differential composite signal comprising transmit signal components output by a first set of the a plurality of parallel transceiver sets; and
receiving a first polarity of a differential replica signal comprising replicas of the transmit signal components output by the first set of the plurality of parallel transceiver sets.
154. The method of claim 153, comprising the steps of:
receiving a second polarity of the differential composite signal comprising transmit signal components output by a second set of the plurality of parallel transceiver sets; and
receiving a second polarity of the differential replica signal comprising replicas of the transmit signal components output by the second set of the plurality of parallel transceiver sets.
155. The method of claim 154, comprising the step of:
producing a differential difference signal comprising a difference between the differential composite signal and the differential replica signal.
156. The method of claim 155, wherein the differential difference signal comprises a receive signal.
US11284395 2000-05-23 2005-11-21 Class B driver Active USRE41831E1 (en)

Priority Applications (8)

Application Number Priority Date Filing Date Title
US20640900 true 2000-05-23 2000-05-23
US21157100 true 2000-06-15 2000-06-15
US09629092 US6775529B1 (en) 2000-07-31 2000-07-31 Active resistive summer for a transformer hybrid
US09737474 US6462688B1 (en) 2000-12-18 2000-12-18 Direct drive programmable high speed power digital-to-analog converter
US09737743 US7194037B1 (en) 2000-05-23 2000-12-18 Active replica transformer hybrid
US09920241 US7433665B1 (en) 2000-07-31 2001-08-01 Apparatus and method for converting single-ended signals to a differential signal, and transceiver employing same
US10191924 US6844837B1 (en) 2000-05-23 2002-07-08 Class B driver
US11284395 USRE41831E1 (en) 2000-05-23 2005-11-21 Class B driver

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US11284395 USRE41831E1 (en) 2000-05-23 2005-11-21 Class B driver

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
US10191924 Reissue US6844837B1 (en) 2000-05-23 2002-07-08 Class B driver

Publications (1)

Publication Number Publication Date
USRE41831E1 true USRE41831E1 (en) 2010-10-19

Family

ID=33568026

Family Applications (1)

Application Number Title Priority Date Filing Date
US11284395 Active USRE41831E1 (en) 2000-05-23 2005-11-21 Class B driver

Country Status (1)

Country Link
US (1) USRE41831E1 (en)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20130294294A1 (en) * 2012-05-07 2013-11-07 Broadcom Corporation Power-efficient driver architecture
US8880017B1 (en) 2000-07-31 2014-11-04 Marvell International Ltd. Active resistive summer for a transformer hybrid
US20160359492A1 (en) * 2015-06-03 2016-12-08 Marvell World Trade Ltd. Delay locked loop

Citations (301)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6185263B2 (en)
US3297951A (en) 1963-12-20 1967-01-10 Ibm Transversal filter having a tapped and an untapped delay line of equal delay, concatenated to effectively provide sub-divided delays along both lines
US3500215A (en) 1965-11-16 1970-03-10 Philips Corp Filter for bivalent pulse signals
US3521170A (en) 1966-03-05 1970-07-21 Philips Corp Transversal digital filters having analog to digital converter for analog signals
US3543009A (en) 1966-05-13 1970-11-24 Research Corp Binary transversal filter systems
US3793589A (en) 1972-06-28 1974-02-19 Gen Electric Data communication transmitter utilizing vector waveform generation
US3793588A (en) * 1967-05-13 1974-02-19 Philips Corp Device for the transmission of synchronous pulse signals
US3973089A (en) 1973-10-29 1976-08-03 General Electric Company Adaptive hybrid circuit
US4071842A (en) 1975-08-28 1978-01-31 Bell Telephone Laboratories, Incorporated Apparatus for analog to digital conversion
US4112253A (en) 1976-07-22 1978-09-05 Siemens Aktiengesellschaft Device for the transmission of push-pull signals across a two-wire line in full duplex operation
US4131767A (en) 1976-09-07 1978-12-26 Bell Telephone Laboratories, Incorporated Echo cancellation in two-wire, two-way data transmission systems
US4152541A (en) 1978-02-03 1979-05-01 Burroughs Corporation Full duplex driver/receiver
USRE30111E (en) 1974-10-15 1979-10-09 Motorola, Inc. Digital single signal line full duplex method and apparatus
US4309673A (en) 1980-03-10 1982-01-05 Control Data Corporation Delay lock loop modulator and demodulator
US4321753A (en) 1978-09-01 1982-03-30 Illinois Tool Works Inc. Electronic gear checker
US4362909A (en) 1979-05-14 1982-12-07 U.S. Philips Corporation Echo canceler with high-pass filter
US4393494A (en) 1979-10-04 1983-07-12 Cselt Centro Studi E Laboratori Telecomunicazioni S.P.A. Transceiver for full-duplex transmission of digital signals over a common line
US4393370A (en) 1980-04-30 1983-07-12 Nippon Electric Co., Ltd. Digital to analog converter using matrix of current sources
US4408190A (en) 1980-06-03 1983-10-04 Tokyo Shibaura Denki Kabushiki Kaisha Resistorless digital-to-analog converter using cascaded current mirror circuits
US4464545A (en) 1981-07-13 1984-08-07 Bell Telephone Laboratories, Incorporated Echo canceller
US4503421A (en) 1981-05-27 1985-03-05 Nippon Electric Co., Ltd. Digital to analog converter
US4527126A (en) 1983-08-26 1985-07-02 Micro Component Technology, Inc. AC parametric circuit having adjustable delay lock loop
US4535206A (en) 1980-04-09 1985-08-13 At&T Bell Laboratories Echo cancellation in two-wire full-duplex data transmission with estimation of far-end data components
US4591832A (en) 1984-07-18 1986-05-27 Rca Corporation Digital-to-analog conversion system as for use in a digital TV receiver
US4605826A (en) 1982-06-23 1986-08-12 Nec Corporation Echo canceler with cascaded filter structure
US4621356A (en) 1983-07-18 1986-11-04 Scipione Fred J Communications interface for duplex transmission and reception of data and other signals over telephone lines
US4621172A (en) 1982-12-22 1986-11-04 Nec Corporation Fast convergence method and system for echo canceller
US4626803A (en) 1985-12-30 1986-12-02 General Electric Company Apparatus for providing a carrier signal with two digital data streams I-Q modulated thereon
US4715064A (en) 1984-06-22 1987-12-22 Ncr Corporation Adaptive hybrid circuit
US4727566A (en) 1984-02-01 1988-02-23 Telefonaktiebolaget Lm Ericsson Method to test the function of an adaptive echo canceller
US4746903A (en) 1985-12-30 1988-05-24 International Business Machines Corporation Parallel algorithmic digital to analog converter
US4816830A (en) 1987-09-14 1989-03-28 Cooper James C Waveform shaping apparatus and method
US4817081A (en) 1986-03-28 1989-03-28 At&T And Philips Telecommunications B.V. Adaptive filter for producing an echo cancellation signal in a transceiver system for duplex digital communication through one single pair of conductors
US4868571A (en) 1986-10-21 1989-09-19 Nec Corporation Digital to analog converter
US4878244A (en) 1985-09-16 1989-10-31 Northern Telecom Limited Electronic hybrid circuit
US4888762A (en) 1987-02-17 1989-12-19 Nec Corporation Echo canceller for bidirectional transmission on two-wire subscriber lines
US4894820A (en) 1987-03-24 1990-01-16 Oki Electric Industry Co., Ltd. Double-talk detection in an echo canceller
US4935919A (en) 1986-09-16 1990-06-19 Nec Corporation Full duplex modem having two echo cancellers for a near end echo and a far end echo
US4947171A (en) 1988-03-31 1990-08-07 Deutsche Itt Industries Gmbh Circuit arrangement for averaging signals during pulse-density D/A or A/D conversion
US4970715A (en) 1987-03-27 1990-11-13 Universal Data Systems, Inc. Modem with improved remote echo location and cancellation
US4972360A (en) 1988-08-30 1990-11-20 International Business Machines Corp. Digital filter for a modem sigma-delta analog-to-digital converter
US4988960A (en) 1988-12-21 1991-01-29 Yamaha Corporation FM demodulation device and FM modulation device employing a CMOS signal delay device
US4993045A (en) 1988-10-31 1991-02-12 Racal Data Communications Inc. Modem diagnostic loop
US4999830A (en) 1989-09-25 1991-03-12 At&T Bell Laboratories Communication system analog-to-digital converter using echo information to improve resolution
US5018134A (en) 1987-11-18 1991-05-21 Hitachi, Ltd. Method for cancelling echo in a transmitter and an apparatus therefor
US5043730A (en) 1988-12-16 1991-08-27 Nakamichi Corporation Digital-analog conversion circuit with application of voltage biasing for distortion stabilization
US5084865A (en) 1989-02-23 1992-01-28 Nec Corporation Echo canceller having fir and iir filters for cancelling long tail echoes
US5119365A (en) 1990-12-14 1992-06-02 Ag Communication Systems Corporation Bi-directional buffer line amplifier
US5136260A (en) 1991-03-08 1992-08-04 Western Digital Corporation PLL clock synthesizer using current controlled ring oscillator
US5148427A (en) 1990-04-10 1992-09-15 Level One Communications, Inc. Non-linear echo canceller
US5153450A (en) 1991-07-16 1992-10-06 Samsung Semiconductor, Inc. Programmable output drive circuit
US5164725A (en) 1992-02-05 1992-11-17 Tritech Microelectronics International Pte Ltd. Digital to analog converter with current sources paired for canceling error sources
US5175764A (en) 1990-10-18 1992-12-29 Ag Communication Systems Corporation Enhanced high voltage line interface circuit
US5185538A (en) 1990-06-13 1993-02-09 Mitsubishi Denki Kabushiki Kaisha Output circuit for semiconductor integrated circuits having controllable load drive capability and operating method thereof
US5202528A (en) 1990-05-14 1993-04-13 Casio Computer Co., Ltd. Electronic musical instrument with a note detector capable of detecting a plurality of notes sounded simultaneously
US5204880A (en) 1991-04-23 1993-04-20 Level One Communications, Inc. Differential line driver employing predistortion
US5212659A (en) 1991-10-08 1993-05-18 Crystal Semiconductor Low precision finite impulse response filter for digital interpolation
US5222084A (en) 1990-06-25 1993-06-22 Nec Corporation Echo canceler having adaptive digital filter unit associated with delta-sigma modulation circuit
US5243346A (en) 1990-12-19 1993-09-07 Nec Corporation Digital-to-analog converting device using decoders and parallel-to-serial converters
US5243347A (en) 1992-09-28 1993-09-07 Motorola, Inc. Monotonic current/resistor digital-to-analog converter and method of operation
US5245654A (en) 1991-10-10 1993-09-14 Cermetek Microelectronics, Inc. Solid state isolation device using opto-isolators
US5245231A (en) 1991-12-30 1993-09-14 Dell Usa, L.P. Integrated delay line
US5248956A (en) 1991-04-05 1993-09-28 Center For Innovative Technology Electronically controllable resistor
US5253272A (en) 1991-03-01 1993-10-12 Amp Incorporated Digital data transmission system with adaptive predistortion of transmitted pulses
US5253249A (en) 1989-06-29 1993-10-12 Digital Equipment Corporation Bidirectional transceiver for high speed data system
US5254994A (en) 1991-03-06 1993-10-19 Kabushiki Kaisha Toshiba Current source cell use in current segment type D and A converter
US5267269A (en) 1991-09-04 1993-11-30 Level One Communications, Inc. System and method employing predetermined waveforms for transmit equalization
US5269313A (en) 1991-09-09 1993-12-14 Sherwood Medical Company Filter and method for filtering baseline wander
US5272453A (en) 1992-08-03 1993-12-21 Motorola Inc. Method and apparatus for switching between gain curves of a voltage controlled oscillator
US5280526A (en) 1992-05-26 1994-01-18 At&T Bell Laboratories Transformer-less hybrid circuit
US5282157A (en) 1990-09-13 1994-01-25 Telecom Analysis Systems, Inc. Input impedance derived from a transfer network
US5283582A (en) 1991-12-20 1994-02-01 Texas Instruments Incorporated Circuitry and method for current input analog to digital conversion
US5305379A (en) 1991-05-22 1994-04-19 Hitachi, Ltd. Semiconductor integrated device
US5307405A (en) 1992-09-25 1994-04-26 Qualcomm Incorporated Network echo canceller
US5307064A (en) 1991-09-09 1994-04-26 Tekuno Esu Kabushiki Kaisha Digital-to-analog converter capable of reducing load of low-pass filter
US5323157A (en) 1993-01-15 1994-06-21 Motorola, Inc. Sigma-delta digital-to-analog converter with reduced noise
US5325400A (en) 1992-06-04 1994-06-28 The Lan Guys, Inc. Method and apparatus for predistortion of signals in digital transmission systems
US5357145A (en) 1992-12-22 1994-10-18 National Semiconductor Corporation Integrated waveshaping circuit using weighted current summing
US5367540A (en) 1992-01-16 1994-11-22 Fujitsu Limited Transversal filter for use in a digital subscriber line transmission interface
US5365935A (en) 1991-09-10 1994-11-22 Ralin, Inc. Portable, multi-channel ECG data monitor/recorder
US5373147A (en) 1992-09-16 1994-12-13 International Business Machines Corporation Apparatus and method for detecting line segment direction
US5375147A (en) 1991-08-21 1994-12-20 Fujitsu Limited Jitter compensating device
US5388123A (en) 1991-05-10 1995-02-07 Matsushita Electric Industrial Co., Ltd. Data receiving system
US5388092A (en) 1989-06-27 1995-02-07 Nec Corporation Echo canceller for two-wire full duplex digital data transmission
US5392042A (en) 1993-08-05 1995-02-21 Martin Marietta Corporation Sigma-delta analog-to-digital converter with filtration having controlled pole-zero locations, and apparatus therefor
US5399996A (en) 1993-08-16 1995-03-21 At&T Global Information Solutions Company Circuit and method for minimizing electromagnetic emissions
US5403421A (en) 1992-02-28 1995-04-04 Paul Kiefel Hochfrequenz-Anlagen Gmbh Method of welding halogen-free thermoplastic foils
US5418478A (en) 1993-07-30 1995-05-23 Apple Computer, Inc. CMOS differential twisted-pair driver
US5440515A (en) 1994-03-08 1995-08-08 Motorola Inc. Delay locked loop for detecting the phase difference of two signals having different frequencies
US5440514A (en) 1994-03-08 1995-08-08 Motorola Inc. Write control for a memory using a delay locked loop
US5444739A (en) 1991-09-12 1995-08-22 Matsushita Electric Industrial Co., Ltd. Equalizer for data receiver apparatus
US5465272A (en) 1994-04-08 1995-11-07 Synoptics Communications, Inc. Data transmitter baseline wander correction circuit
US5471665A (en) 1994-10-18 1995-11-28 Motorola, Inc. Differential DC offset compensation circuit
US5479124A (en) 1993-08-20 1995-12-26 Nexgen Microsystems Slew rate controller for high speed bus
US5489873A (en) 1994-03-03 1996-02-06 Motorola, Inc. Active low-pass filter
US5507036A (en) 1994-09-30 1996-04-09 Rockwell International Apparatus with distortion cancelling feed forward signal
US5508656A (en) 1993-12-23 1996-04-16 Sgs-Thomson Microelectronics S.A. Amplifier with offset correction
US5517141A (en) 1993-11-05 1996-05-14 Motorola, Inc. Differential high speed track and hold amplifier
US5517435A (en) 1993-03-11 1996-05-14 Nec Corporation Method of identifying an unknown system with a band-splitting adaptive filter and a device thereof
US5521540A (en) 1992-03-24 1996-05-28 Bull, S.A. Method and apparatus for multi-range delay control
US5537113A (en) 1992-06-17 1996-07-16 Advantest Corp. A/D or D/A conversion using distribution of differential waveforms to interleaved converters
US5539403A (en) 1992-06-01 1996-07-23 Matsushita Electric Industrial Co, Ltd D/A conversion apparatus and A/D conversion apparatus
US5539773A (en) 1992-02-17 1996-07-23 Thomson Consumer Electronics S.A. Method and apparatus for ghost cancelling and/or equalizing
US5539405A (en) 1993-07-29 1996-07-23 Cirrus Logic, Inc. DAC achieving monotonicity with equal sources and shift array therefor
US5557027A (en) 1993-10-21 1996-09-17 Shell Oil Company Oligomerization catalyst and process
US5559476A (en) 1995-05-31 1996-09-24 Cirrus Logic, Inc. Voltage controlled oscillator including voltage controlled delay circuit with power supply noise isolation
US5568064A (en) 1995-01-23 1996-10-22 International Business Machines Corporation Bidirectional transmission line driver/receiver
US5568142A (en) 1994-10-20 1996-10-22 Massachusetts Institute Of Technology Hybrid filter bank analog/digital converter
US5572158A (en) 1994-02-15 1996-11-05 Rambus, Inc. Amplifier with active duty cycle correction
US5572159A (en) 1994-11-14 1996-11-05 Nexgen, Inc. Voltage-controlled delay element with programmable delay
US5577027A (en) 1995-04-18 1996-11-19 Intel Corporation Apparatus and method for effectively eliminating the echo signal of transmitting signal in a modem
US5579004A (en) 1994-11-02 1996-11-26 Advanced Micro Devices, Inc. Digital interpolation circuit for a digital-to-analog converter circuit
US5585795A (en) 1992-04-06 1996-12-17 Fujitsu Limited D/A converter including output buffer having a controllable offset voltage
US5585802A (en) 1994-11-02 1996-12-17 Advanced Micro Devices, Inc. Multi-stage digital to analog conversion circuit and method
US5587681A (en) 1993-10-29 1996-12-24 Plessey Semiconductors Limited DC restoration circuit
US5589788A (en) 1994-05-12 1996-12-31 Hewlett-Packard Company Timing adjustment circuit
US5596439A (en) 1995-08-01 1997-01-21 Viasat, Inc. Self-interference cancellation for two-party relayed communication
US5600321A (en) 1995-06-07 1997-02-04 Advanced Micro Devices Inc. High speed, low power CMOS D/A converter for wave synthesis in network
US5613233A (en) 1994-09-30 1997-03-18 Rockwell International Corp. Apparatus with distortion cancelling feedback signal
US5625357A (en) 1995-02-16 1997-04-29 Advanced Micro Devices, Inc. Current steering semi-digital reconstruction filter
US5629652A (en) 1996-05-09 1997-05-13 Analog Devices Band-switchable, low-noise voltage controlled oscillator (VCO) for use with low-q resonator elements
US5648738A (en) 1994-11-01 1997-07-15 Cirrus Logic, Inc. Read channel having auto-zeroing and offset compensation, and power-down between servo fields
US5651029A (en) 1995-05-16 1997-07-22 Myson Technology, Inc. Apparatus for transmitting an output with predetermined frequency response to an unshielded twisted-pair media and waveform shaping circuit and method employed therein
US5659609A (en) 1994-09-05 1997-08-19 Fujitsu Limited Echo canceller and waveform-distortion compensation device
US5663728A (en) 1995-05-18 1997-09-02 Hughes Aircraft Company Digital-to-analog converted (DAC) and method that set waveform rise and fall times to produce an analog waveform that approximates a piecewise linear waveform to reduce spectral distortion
US5666354A (en) 1995-12-20 1997-09-09 International Business Machines Corporation CMOS bi-directional differential link
US5684482A (en) 1996-03-06 1997-11-04 Ian A. Galton Spectral shaping of circuit errors in digital-to-analog converters
US5687330A (en) 1993-06-18 1997-11-11 Digital Equipment Corporation Semiconductor process, power supply and temperature compensated system bus integrated interface architecture with precision receiver
US5696796A (en) 1995-06-07 1997-12-09 Comsat Corporation Continuously variable if sampling method for digital data transmission
US5703541A (en) 1995-06-05 1997-12-30 Mitsubishi Denki Kabushiki Kaisha Ring oscillator with two inverters per unit inverter circuit
US5719515A (en) 1993-09-27 1998-02-17 Sgs-Thomson Microelectronics S.A. Digital delay line
US5726583A (en) 1996-07-19 1998-03-10 Kaplinsky; Cecil H. Programmable dynamic line-termination circuit
US5745564A (en) 1995-01-26 1998-04-28 Northern Telecom Limited Echo cancelling arrangement
US5757298A (en) 1996-02-29 1998-05-26 Hewlett-Packard Co. Method and apparatus for error compensation using a non-linear digital-to-analog converter
US5757219A (en) 1996-01-31 1998-05-26 Analogic Corporation Apparatus for and method of autozeroing the input of a charge-to-voltage converter
US5760726A (en) 1996-08-23 1998-06-02 Motorola, Inc. Digital-to-analog converter with dynamic matching and bit splitting
US5790060A (en) 1996-09-11 1998-08-04 Harris Corporation Digital-to-analog converter having enhanced current steering and associated method
US5790658A (en) 1996-10-28 1998-08-04 Advanced Micro Devices, Inc. High performance echo canceller for high speed modem
US5796725A (en) 1994-08-31 1998-08-18 Nec Corporation Echo canceller capable of cancelling an echo signal at a high speed
US5798661A (en) 1996-02-09 1998-08-25 Advanced Micro Devices, Inc. Method for continuous waveform synthesis
US5798664A (en) 1995-04-07 1998-08-25 Nec Corporation Offset cancelling amplifier circuit having Miller integrator as offset detector
US5812597A (en) 1994-09-21 1998-09-22 Tut Systems, Inc. Circuit for preventing base line wander of digital signals in a network receiver
US5821892A (en) 1996-11-20 1998-10-13 Texas Instruments Incorporated Digital to analog conversion system
US5822426A (en) 1995-06-06 1998-10-13 International Business Machines Corporation Balanced hybrid circuit
US5825819A (en) 1996-04-23 1998-10-20 Motorola, Inc. Asymmetrical digital subscriber line (ADSL) line driver circuit
US5834860A (en) 1992-11-25 1998-11-10 Sgs-Thomson Microelectronics Ltd. Controlled impedance transistor switch circuit
US5838186A (en) 1994-09-21 1998-11-17 Mitsubishi Denki Kabushiki Kaisha Signal output circuit with reduced noise in output signal
US5838177A (en) 1997-01-06 1998-11-17 Micron Technology, Inc. Adjustable output driver circuit having parallel pull-up and pull-down elements
US5841809A (en) 1996-06-03 1998-11-24 Fujitsu Limimited Access line termination unit
US5841386A (en) 1996-01-18 1998-11-24 Texas Instruments Incorporated Simple high resolution monolithic DAC for the tuning of an external VCXO (voltage controlled quartz oscillator)
US5844439A (en) 1996-03-13 1998-12-01 Integrated Circuit Systems, Inc. DC restoration circuit for multi-level transmission signals
US5859552A (en) 1995-10-06 1999-01-12 Lsi Logic Corporation Programmable slew rate control circuit for output buffer
US5864587A (en) 1995-06-06 1999-01-26 Lsi Logic Corporation Differential signal receiver
US5880615A (en) 1996-12-10 1999-03-09 Intel Corporation Method and apparatus for detecting differential threshold levels while compensating for baseline wander
US5887059A (en) 1996-01-30 1999-03-23 Advanced Micro Devices, Inc. System and method for performing echo cancellation in a communications network employing a mixed mode LMS adaptive balance filter
US5892701A (en) * 1996-08-14 1999-04-06 Tamarack Microelectronics, Inc. Silicon filtering buffer apparatus and the method of operation thereof
US5894496A (en) 1996-09-16 1999-04-13 Ericsson Inc. Method and apparatus for detecting and compensating for undesired phase shift in a radio transceiver
US5898340A (en) 1996-11-20 1999-04-27 Chatterjee; Manjirnath A. High power efficiency audio amplifier with digital audio and volume inputs
US5930686A (en) 1993-05-05 1999-07-27 Marconi Electronic Systems Limited Integrated transceiver circuit packaged component
US5936450A (en) 1997-03-21 1999-08-10 National Semiconductor Corporation Waveshaping circuit using digitally controlled weighted current summing
US5940442A (en) 1997-01-30 1999-08-17 National Semioonductor Corporation High speed data receiver
US5940498A (en) 1996-06-14 1999-08-17 Siemens Aktiengesellschaft Electronic voice circuit configuration
US5949362A (en) 1997-08-22 1999-09-07 Harris Corporation Digital-to-analog converter including current cell matrix with enhanced linearity and associated methods
WO1999046867A1 (en) * 1998-03-09 1999-09-16 Broadcom Corporation Gigabit ethernet transceiver
US5963069A (en) 1995-10-16 1999-10-05 Altera Corporation System for distributing clocks using a delay lock loop in a programmable logic circuit
US5982317A (en) 1997-04-18 1999-11-09 Jesper Steensgaard-Madsen Oversampled digital-to-analog converter based on nonlinear separation and linear recombination
US5999044A (en) 1998-04-13 1999-12-07 Credence Systems Corporation Differential driver having multiple output voltage ranges
EP0800278B1 (en) 1996-04-04 1999-12-08 Mitel Semiconductor Limited An error correction circuit
US6005370A (en) 1998-01-26 1999-12-21 Physio-Control Manufacturing Corporation Automatic rate control for defibrillator capacitor charging
US6014048A (en) 1998-05-27 2000-01-11 Advanced Micro Devices, Inc. Clock generator with multiple feedback paths including a delay locked loop path
US6038266A (en) 1998-09-30 2000-03-14 Lucent Technologies, Inc. Mixed mode adaptive analog receive architecture for data communications
US6037490A (en) 1996-09-03 2000-03-14 The University Of Tennessee Research Corporation Boron-containing amino carboxylic acid compounds and uses thereof
US6037812A (en) 1998-05-18 2000-03-14 National Semiconductor Corporation Delay locked loop (DLL) based clock synthesis
US6044489A (en) 1997-12-10 2000-03-28 National Semiconductor Corporation Data signal baseline error detector
US6043766A (en) 1997-12-10 2000-03-28 National Semiconductor Corporation Distributive encoder for encoding error signals which represent signal peak errors in data signals for identifying erroneous signal baseline, peak and equalization conditions
US6046607A (en) 1994-11-21 2000-04-04 Yamaha Corporation Logic circuit controlled by a plurality of clock signals
US6047346A (en) 1998-02-02 2000-04-04 Rambus Inc. System for adjusting slew rate on an output of a drive circuit by enabling a plurality of pre-drivers and a plurality of output drivers
US6049706A (en) 1998-10-21 2000-04-11 Parkervision, Inc. Integrated frequency translation and selectivity
US6052076A (en) 1998-10-14 2000-04-18 Western Digital Corporation Digital-to-analog converter having high resolution and high bandwidth
US6057716A (en) 1998-04-07 2000-05-02 Credence Systems Corporation Inhibitable continuously-terminated differential drive circuit for an integrated circuit tester
WO2000028691A2 (en) 1998-11-09 2000-05-18 Broadcom Corporation, Et Al. Multi-pair gigabit ethernet transceiver
WO2000028663A2 (en) 1998-11-09 2000-05-18 Broadcom Corporation Fir filter structure with low latency for gigabit ethernet applications
US6067327A (en) 1997-09-18 2000-05-23 International Business Machines Corporation Data transmitter and method therefor
US6087968A (en) 1997-04-16 2000-07-11 U.S. Philips Corporation Analog to digital converter comprising an asynchronous sigma delta modulator and decimating digital filter
US6094082A (en) 1998-05-18 2000-07-25 National Semiconductor Corporation DLL calibrated switched current delay interpolator
US6100830A (en) 1998-01-08 2000-08-08 Fujitsu Microelectronics Europe Gmbh Differential switching circuitry
US6121831A (en) 1999-05-12 2000-09-19 Level One Communications, Inc. Apparatus and method for removing offset in a gain circuit
US6137328A (en) 1998-05-29 2000-10-24 Hyundai Electronics Industries Co., Ltd. Clock phase correction circuit
US6140857A (en) 1999-03-29 2000-10-31 Intel Corporation Method and apparatus for reducing baseline wander
US6148025A (en) 1998-04-17 2000-11-14 Lucent Technologies, Inc. System and method for compensating for baseline wander
US6150856A (en) 1999-04-30 2000-11-21 Micron Technology, Inc. Delay lock loops, signal locking methods and methods of implementing delay lock loops
US6154784A (en) 1998-06-10 2000-11-28 Lsi Logic Corporation Current mode ethernet transmitter
US6163289A (en) 1997-09-23 2000-12-19 Philips Electronics North America Corp. Differential voltage digital-to-analog converter
US6163283A (en) 1998-01-08 2000-12-19 Fujitsu Microelectronics Europe Gmbh Thermometer coding circuitry
US6163579A (en) 1998-03-04 2000-12-19 Analog Devices, Inc. Broadband modem transformer hybird
US6166572A (en) 1997-06-13 2000-12-26 Oki Electric Industry Co., Ltd. Voltage-controlled delay line, direct phase controlled voltage-controlled oscillator, clock/data recovery circuit, and clock/data recovery apparatus
US6172634B1 (en) 1998-02-25 2001-01-09 Lucent Technologies Inc. Methods and apparatus for providing analog-fir-based line-driver with pre-equalization
US6173019B1 (en) 1997-12-10 2001-01-09 National Semiconductor Corporation Control loop for data signal baseline correction
US6177896B1 (en) 1998-03-13 2001-01-23 Hyundai Electronics Industries Co., Ltd. Oversampling digital/analog converter
US6185263B1 (en) 1998-11-09 2001-02-06 Broadcom Corporation Adaptively configurable class-A/class-B transmit DAC for transceiver emission and power consumption control
US6188282B1 (en) 1999-10-08 2001-02-13 Ericsson Inc. Differential amplifier with reduced even order non-linearity and associated methods
US6191719B1 (en) 1997-08-25 2001-02-20 Broadcom Corporation Digital to analog converter with reduced ringing
US6192226B1 (en) 1998-12-21 2001-02-20 Motorola, Inc. Carrier squelch processing system and apparatus
US6201490B1 (en) 1997-11-14 2001-03-13 Yamaha Corporation DA conversion apparatus to reduce transient noise upon switching of analog signals
US6201831B1 (en) 1998-11-13 2001-03-13 Broadcom Corporation Demodulator for a multi-pair gigabit transceiver
US6201841B1 (en) 1994-12-07 2001-03-13 Fujitsu Limited Distortion compensating device
US6204788B1 (en) 1998-08-25 2001-03-20 Matsushita Electric Industrial Co., Ltd. Digital/analog conversion apparatus
US6211716B1 (en) 1999-05-28 2001-04-03 Kendin Communications, Inc. Baseline wander compensation circuit and method
US6215429B1 (en) 1998-02-10 2001-04-10 Lucent Technologies, Inc. Distributed gain for audio codec
US6223061B1 (en) 1997-07-25 2001-04-24 Cleveland Medical Devices Inc. Apparatus for low power radio communications
US6236346B1 (en) 1998-01-08 2001-05-22 Fujitsu Limited Cell array circuitry
US6236645B1 (en) 1998-03-09 2001-05-22 Broadcom Corporation Apparatus for, and method of, reducing noise in a communications system
US6236345B1 (en) 1998-04-24 2001-05-22 U.S. Philips Corporation Video rate D/A converter with sigma-delta modulator
US6249164B1 (en) 1998-09-25 2001-06-19 International Business Machines Corporation Delay circuit arrangement for use in a DAC/driver waveform generator with phase lock rise time control
US6249249B1 (en) 1998-05-14 2001-06-19 Kabushiki Kaisha Toshiba Active array antenna system
US6259680B1 (en) 1997-10-01 2001-07-10 Adtran, Inc. Method and apparatus for echo cancellation
US6259745B1 (en) 1998-10-30 2001-07-10 Broadcom Corporation Integrated Gigabit Ethernet transmitter architecture
US6259957B1 (en) 1997-04-04 2001-07-10 Cirrus Logic, Inc. Circuits and methods for implementing audio Codecs and systems using the same
US6259012B1 (en) 2000-03-02 2001-07-10 Hoshino Gakki Kabushiki Kaisha Structure for confirming the adjusted position of a drum pedal
US6266367B1 (en) 1998-05-28 2001-07-24 3Com Corporation Combined echo canceller and time domain equalizer
US6271782B1 (en) 1998-08-06 2001-08-07 Jesper Steensgaard-Madsen Delta-sigma A/D converter
US6275098B1 (en) 1999-10-01 2001-08-14 Lsi Logic Corporation Digitally calibrated bandgap reference
US6288592B1 (en) * 1998-01-21 2001-09-11 Gennum Corporation Cable driver with controlled linear rise and fall
US6288604B1 (en) 1998-02-03 2001-09-11 Broadcom Corporation CMOS amplifier providing automatic offset cancellation
US6289068B1 (en) 1998-06-22 2001-09-11 Xilinx, Inc. Delay lock loop with clock phase shifter
US6295012B1 (en) 1999-08-25 2001-09-25 Broadcom Corporation CMOS DAC with high impedance differential current drivers
US6298046B1 (en) 1998-08-28 2001-10-02 Rc Networks Adjustable balancing circuit for an adaptive hybrid and method of adjusting the same
US6307490B1 (en) 1999-09-30 2001-10-23 The Engineering Consortium, Inc. Digital to analog converter trim apparatus and method
US6309077B1 (en) 1999-01-12 2001-10-30 Cornell Research Foundation Inc. Motion amplification based sensors
US6313775B1 (en) 1999-09-03 2001-11-06 Nokia Mobile Phones Limited Delta-sigma modulator with two-step quantization, and method for using two-step quantization in delta-sigma modulation
US20010050585A1 (en) 2000-01-18 2001-12-13 Larrie Carr Digital delay line with synchronous control
US6333959B1 (en) 2000-04-25 2001-12-25 Winbond Electronics Corporation Cross feedback latch-type bi-directional shift register in a delay lock loop circuit
US6339390B1 (en) 2000-10-04 2002-01-15 Scott R. Velazquez Adaptive parallel processing analog and digital converter
US6340940B1 (en) 2000-07-18 2002-01-22 Cirrus Logic, Inc. Digital to analog conversion circuits and methods utilizing single-bit delta-SIGMA modulators and multiple-bit digital to analog converters
US6346899B1 (en) 1998-12-04 2002-02-12 Asahi Kasei Kabushiki Kaisha Analog current mode D/A converter using transconductors
US6351229B1 (en) 2000-09-05 2002-02-26 Texas Instruments Incorporated Density-modulated dynamic dithering circuits and method for delta-sigma converter
USRE37619E1 (en) 1996-01-05 2002-04-02 Analog Devices, Inc. Skewless differential switch and DAC employing the same
US6370190B1 (en) 1998-09-15 2002-04-09 3Com Technologies Data receiver including hybrid decision feedback equalizer
US6369734B2 (en) 1998-02-10 2002-04-09 Intel Corporation Method and apparatus for increasing linearity and reducing noise coupling in a digital to analog converter
US6373417B1 (en) 1999-02-23 2002-04-16 Cirrus Logic, Inc. Digital to analog converter using level and timing control signals to cancel noise
US6373908B2 (en) 1998-11-11 2002-04-16 Broadcom Corporation Adaptive electronic transmission signal cancellation apparatus for full duplex communication
US6377683B1 (en) 1998-05-29 2002-04-23 3Com Corporation Low complexity frequency domain echo canceller for DMT transceivers
US6377640B2 (en) 1997-07-31 2002-04-23 Stanford Syncom, Inc. Means and method for a synchronous network communications system
US6385238B1 (en) 1997-12-03 2002-05-07 Kabushiki Kaisha Toshiba Adaptive equalization and baseline wander correction circuit
US6385442B1 (en) 1998-03-04 2002-05-07 Symbol Technologies, Inc. Multiphase receiver and oscillator
US20020061087A1 (en) 2000-11-21 2002-05-23 Stephen Williams Apparatus and method for acquiring phase lock timing recovery in a partial response maximum likelihood (PRML) channel
US6408032B1 (en) 1998-09-30 2002-06-18 Pmc-Sierra Ltd. Transmit baseline wander correction technique
US6415003B1 (en) 1998-09-11 2002-07-02 National Semiconductor Corporation Digital baseline wander correction circuit
US20020084857A1 (en) 2000-10-23 2002-07-04 Samsung Electronics Co., Ltd. Delay locked loop for improving high frequency characteristics and yield
US6421377B1 (en) 1998-05-13 2002-07-16 Globespanvirata, Inc. System and method for echo cancellation over asymmetric spectra
US6433608B1 (en) 2001-01-02 2002-08-13 Realtek Semi-Conductor Co., Ltd. Device and method for correcting the baseline wandering of transmitting signals
US6441761B1 (en) 1999-12-08 2002-08-27 Texas Instruments Incorporated High speed, high resolution digital-to-analog converter with off-line sigma delta conversion and storage
US6452428B1 (en) 1999-11-23 2002-09-17 Intel Corporation Slew rate control circuit
US20020136321A1 (en) 1998-10-30 2002-09-26 Chan Kevin T. Reduction of aggregate EMI emissions of multiple transmitters
US6462688B1 (en) 2000-12-18 2002-10-08 Marvell International, Ltd. Direct drive programmable high speed power digital-to-analog converter
US6469988B1 (en) * 1999-07-08 2002-10-22 Conexant Systems, Inc. Low-level circuit implementation of signal flow graphs for real-time signal processing of high-speed digital signals
US6468032B2 (en) 2000-12-18 2002-10-22 Pratt & Whitney Canada Corp. Further cooling of pre-swirl flow entering cooled rotor aerofoils
US6476746B2 (en) 1999-12-08 2002-11-05 Texas Instruments Incorporated Cellular base station having a high speed, high resolution digital-to-analog converter with off-line sigma delta conversion and storage
US6477200B1 (en) 1998-11-09 2002-11-05 Broadcom Corporation Multi-pair gigabit ethernet transceiver
US6476476B1 (en) 2001-08-16 2002-11-05 Amkor Technology, Inc. Integrated circuit package including pin and barrel interconnects
US6476749B1 (en) 1998-12-21 2002-11-05 Bell Canada High speed analog-to-digital converter and digital-to-analog converter
US20020181601A1 (en) 2001-03-21 2002-12-05 Chin-Wen Huang Receiver with baseline wander correction and correction method thereof
US6492922B1 (en) 2000-12-14 2002-12-10 Xilinx Inc. Anti-aliasing filter with automatic cutoff frequency adaptation
US6501402B2 (en) 2001-05-09 2002-12-31 Broadcom Corporation Digital-to-analogue converter using an array of current sources
US6509857B1 (en) 1999-10-25 2003-01-21 Texas Instruments Incorporated Digital-to-analog converting method and digital-to-analog converter
US6509854B1 (en) 1997-03-16 2003-01-21 Hitachi, Ltd. DA conversion circuit
US6531973B2 (en) 2000-09-11 2003-03-11 Broadcom Corporation Sigma-delta digital-to-analog converter
US6535987B1 (en) 1998-07-31 2003-03-18 Stmicroelectronics S.A. Amplifier with a fan-out variable in time
US6539072B1 (en) 1997-02-06 2003-03-25 Rambus, Inc. Delay locked loop circuitry for clock delay adjustment
US6556677B1 (en) 1999-05-27 2003-04-29 William Christopher Hardy Single-ended echo cancellation system and method
US6563870B1 (en) 1997-12-22 2003-05-13 Infineon Technologies Ag Nonlinear echo compensator
US6566677B2 (en) 2000-03-24 2003-05-20 Sanyo Electric Co., Ltd. Nitride-based semiconductor device and manufacturing method thereof
US6570931B1 (en) 1999-12-31 2003-05-27 Intel Corporation Switched voltage adaptive slew rate control and spectrum shaping transmitter for high speed digital transmission
US6577114B1 (en) 2000-07-31 2003-06-10 Marvell International, Ltd. Calibration circuit
US6576746B2 (en) 1998-10-13 2003-06-10 Immunomedics, Inc. Site-specific labeling of disulfide-containing targeting vectors
US6583742B1 (en) 1998-02-26 2003-06-24 Wolfson Microelectronics Limited Digital to analogue converter with dynamic element matching
US6606489B2 (en) 2001-02-14 2003-08-12 Rf Micro Devices, Inc. Differential to single-ended converter with large output swing
US6608743B1 (en) 1999-10-19 2003-08-19 Nec Corporation Delay locked loop, synchronizing method for the same and semiconductor device equipped with the same
US20030174660A1 (en) 2000-06-20 2003-09-18 Thomas Blon Circuit arrangement for the analogue suppression of echos
US6633178B2 (en) 2001-09-28 2003-10-14 Intel Corporation Apparatus and method for power efficient line driver
US20040005015A1 (en) 1998-10-30 2004-01-08 Chan Kevin T. Method and system for a reduced emissions direct drive transmitter for unshielded twisted pair (UTP) applications
US6687286B1 (en) 1999-12-17 2004-02-03 Agere Systems, Inc. Programmable transmitter circuit for coupling to an ethernet or fast ethernet
US6714825B1 (en) 1998-11-12 2004-03-30 Matsushita Electric Industrial Co., Ltd. Multi-channel audio reproducing device
US6721379B1 (en) 1998-09-25 2004-04-13 International Business Machines Corporation DAC/Driver waveform generator with phase lock rise time control
US6731748B1 (en) 1998-11-30 2004-05-04 Qualcomm Incorporated Audio interface for satellite user terminals
US20040090981A1 (en) 2002-11-07 2004-05-13 Realtek Semiconductor Corp. Initialization method for a network system
US20040091071A1 (en) 2002-11-07 2004-05-13 Realtek Semiconductor Corp. Demodulation apparatus for a network transceiver and method thereof
US6744931B2 (en) 1992-04-09 2004-06-01 Olympus Optical Co., Ltd. Image processing apparatus
US6751202B1 (en) 1999-04-30 2004-06-15 3Com Corporation Filtered transmit cancellation in a full-duplex modem data access arrangement (DAA)
US6765931B1 (en) 1999-04-13 2004-07-20 Broadcom Corporation Gateway with voice
US20040141569A1 (en) 1999-10-20 2004-07-22 Agazzi Oscar E. Method, apparatus and system for high-speed transmission on fiber optic channel
US6775529B1 (en) 2000-07-31 2004-08-10 Marvell International Ltd. Active resistive summer for a transformer hybrid
US20040208312A1 (en) 1997-09-16 2004-10-21 Kozo Okuda Echo canceling method, echo canceller, and voice switch
US6823028B1 (en) 2000-05-12 2004-11-23 National Semiconductor Corporation Digitally controlled automatic gain control system for use in an analog front-end of a receiver
DE102004017497A1 (en) 2003-04-14 2004-11-25 Realtek Semiconductor Corp. amplifier circuit
US6844837B1 (en) 2000-05-23 2005-01-18 Marvell International Ltd. Class B driver
US6864726B2 (en) 2003-06-17 2005-03-08 Intel Corporation Output signal control from a DAC-driven amplifier-based driver
US6870881B1 (en) 2000-08-24 2005-03-22 Marvell International Ltd. Feedforward equalizer for DFE based detector
US6882216B2 (en) 2003-06-24 2005-04-19 Realtek Semiconductor Corp. On-chip high-pass filter with large time constant
US6980644B1 (en) 2000-05-12 2005-12-27 National Semiconductor Corporation System and method for adapting an analog echo canceller in a transceiver front end
JP6029853B2 (en) 2012-05-18 2016-11-24 日野自動車株式会社 Center-of-gravity position estimation device, a vehicle, and the center-of-gravity position estimation method, and program

Patent Citations (317)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6185263B2 (en)
US6172634B2 (en)
US3297951A (en) 1963-12-20 1967-01-10 Ibm Transversal filter having a tapped and an untapped delay line of equal delay, concatenated to effectively provide sub-divided delays along both lines
US3500215A (en) 1965-11-16 1970-03-10 Philips Corp Filter for bivalent pulse signals
US3521170A (en) 1966-03-05 1970-07-21 Philips Corp Transversal digital filters having analog to digital converter for analog signals
US3543009A (en) 1966-05-13 1970-11-24 Research Corp Binary transversal filter systems
US3793588A (en) * 1967-05-13 1974-02-19 Philips Corp Device for the transmission of synchronous pulse signals
US3793589A (en) 1972-06-28 1974-02-19 Gen Electric Data communication transmitter utilizing vector waveform generation
US3973089A (en) 1973-10-29 1976-08-03 General Electric Company Adaptive hybrid circuit
USRE30111E (en) 1974-10-15 1979-10-09 Motorola, Inc. Digital single signal line full duplex method and apparatus
US4071842A (en) 1975-08-28 1978-01-31 Bell Telephone Laboratories, Incorporated Apparatus for analog to digital conversion
US4112253A (en) 1976-07-22 1978-09-05 Siemens Aktiengesellschaft Device for the transmission of push-pull signals across a two-wire line in full duplex operation
US4131767A (en) 1976-09-07 1978-12-26 Bell Telephone Laboratories, Incorporated Echo cancellation in two-wire, two-way data transmission systems
US4152541A (en) 1978-02-03 1979-05-01 Burroughs Corporation Full duplex driver/receiver
US4321753A (en) 1978-09-01 1982-03-30 Illinois Tool Works Inc. Electronic gear checker
US4362909A (en) 1979-05-14 1982-12-07 U.S. Philips Corporation Echo canceler with high-pass filter
US4393494A (en) 1979-10-04 1983-07-12 Cselt Centro Studi E Laboratori Telecomunicazioni S.P.A. Transceiver for full-duplex transmission of digital signals over a common line
US4309673A (en) 1980-03-10 1982-01-05 Control Data Corporation Delay lock loop modulator and demodulator
US4535206A (en) 1980-04-09 1985-08-13 At&T Bell Laboratories Echo cancellation in two-wire full-duplex data transmission with estimation of far-end data components
US4393370A (en) 1980-04-30 1983-07-12 Nippon Electric Co., Ltd. Digital to analog converter using matrix of current sources
US4408190A (en) 1980-06-03 1983-10-04 Tokyo Shibaura Denki Kabushiki Kaisha Resistorless digital-to-analog converter using cascaded current mirror circuits
US4503421A (en) 1981-05-27 1985-03-05 Nippon Electric Co., Ltd. Digital to analog converter
US4464545A (en) 1981-07-13 1984-08-07 Bell Telephone Laboratories, Incorporated Echo canceller
US4605826A (en) 1982-06-23 1986-08-12 Nec Corporation Echo canceler with cascaded filter structure
US4621172A (en) 1982-12-22 1986-11-04 Nec Corporation Fast convergence method and system for echo canceller
US4621356A (en) 1983-07-18 1986-11-04 Scipione Fred J Communications interface for duplex transmission and reception of data and other signals over telephone lines
US4527126A (en) 1983-08-26 1985-07-02 Micro Component Technology, Inc. AC parametric circuit having adjustable delay lock loop
US4727566A (en) 1984-02-01 1988-02-23 Telefonaktiebolaget Lm Ericsson Method to test the function of an adaptive echo canceller
US4715064A (en) 1984-06-22 1987-12-22 Ncr Corporation Adaptive hybrid circuit
US4591832A (en) 1984-07-18 1986-05-27 Rca Corporation Digital-to-analog conversion system as for use in a digital TV receiver
US4878244A (en) 1985-09-16 1989-10-31 Northern Telecom Limited Electronic hybrid circuit
US4626803A (en) 1985-12-30 1986-12-02 General Electric Company Apparatus for providing a carrier signal with two digital data streams I-Q modulated thereon
US4746903A (en) 1985-12-30 1988-05-24 International Business Machines Corporation Parallel algorithmic digital to analog converter
US4817081A (en) 1986-03-28 1989-03-28 At&T And Philips Telecommunications B.V. Adaptive filter for producing an echo cancellation signal in a transceiver system for duplex digital communication through one single pair of conductors
US4935919A (en) 1986-09-16 1990-06-19 Nec Corporation Full duplex modem having two echo cancellers for a near end echo and a far end echo
US4868571A (en) 1986-10-21 1989-09-19 Nec Corporation Digital to analog converter
US4888762A (en) 1987-02-17 1989-12-19 Nec Corporation Echo canceller for bidirectional transmission on two-wire subscriber lines
US4894820A (en) 1987-03-24 1990-01-16 Oki Electric Industry Co., Ltd. Double-talk detection in an echo canceller
US4970715A (en) 1987-03-27 1990-11-13 Universal Data Systems, Inc. Modem with improved remote echo location and cancellation
US4816830A (en) 1987-09-14 1989-03-28 Cooper James C Waveform shaping apparatus and method
US5018134A (en) 1987-11-18 1991-05-21 Hitachi, Ltd. Method for cancelling echo in a transmitter and an apparatus therefor
US4947171A (en) 1988-03-31 1990-08-07 Deutsche Itt Industries Gmbh Circuit arrangement for averaging signals during pulse-density D/A or A/D conversion
US4972360A (en) 1988-08-30 1990-11-20 International Business Machines Corp. Digital filter for a modem sigma-delta analog-to-digital converter
US4993045A (en) 1988-10-31 1991-02-12 Racal Data Communications Inc. Modem diagnostic loop
US5043730A (en) 1988-12-16 1991-08-27 Nakamichi Corporation Digital-analog conversion circuit with application of voltage biasing for distortion stabilization
US4988960A (en) 1988-12-21 1991-01-29 Yamaha Corporation FM demodulation device and FM modulation device employing a CMOS signal delay device
US5084865A (en) 1989-02-23 1992-01-28 Nec Corporation Echo canceller having fir and iir filters for cancelling long tail echoes
US5388092A (en) 1989-06-27 1995-02-07 Nec Corporation Echo canceller for two-wire full duplex digital data transmission
US5253249A (en) 1989-06-29 1993-10-12 Digital Equipment Corporation Bidirectional transceiver for high speed data system
US4999830A (en) 1989-09-25 1991-03-12 At&T Bell Laboratories Communication system analog-to-digital converter using echo information to improve resolution
US5148427A (en) 1990-04-10 1992-09-15 Level One Communications, Inc. Non-linear echo canceller
US5202528A (en) 1990-05-14 1993-04-13 Casio Computer Co., Ltd. Electronic musical instrument with a note detector capable of detecting a plurality of notes sounded simultaneously
US5185538A (en) 1990-06-13 1993-02-09 Mitsubishi Denki Kabushiki Kaisha Output circuit for semiconductor integrated circuits having controllable load drive capability and operating method thereof
US5222084A (en) 1990-06-25 1993-06-22 Nec Corporation Echo canceler having adaptive digital filter unit associated with delta-sigma modulation circuit
US5282157A (en) 1990-09-13 1994-01-25 Telecom Analysis Systems, Inc. Input impedance derived from a transfer network
US5175764A (en) 1990-10-18 1992-12-29 Ag Communication Systems Corporation Enhanced high voltage line interface circuit
US5119365A (en) 1990-12-14 1992-06-02 Ag Communication Systems Corporation Bi-directional buffer line amplifier
US5243346A (en) 1990-12-19 1993-09-07 Nec Corporation Digital-to-analog converting device using decoders and parallel-to-serial converters
US5253272A (en) 1991-03-01 1993-10-12 Amp Incorporated Digital data transmission system with adaptive predistortion of transmitted pulses
US5254994A (en) 1991-03-06 1993-10-19 Kabushiki Kaisha Toshiba Current source cell use in current segment type D and A converter
US5136260A (en) 1991-03-08 1992-08-04 Western Digital Corporation PLL clock synthesizer using current controlled ring oscillator
US5248956A (en) 1991-04-05 1993-09-28 Center For Innovative Technology Electronically controllable resistor
US5204880A (en) 1991-04-23 1993-04-20 Level One Communications, Inc. Differential line driver employing predistortion
US5388123A (en) 1991-05-10 1995-02-07 Matsushita Electric Industrial Co., Ltd. Data receiving system
US5305379A (en) 1991-05-22 1994-04-19 Hitachi, Ltd. Semiconductor integrated device
US5153450A (en) 1991-07-16 1992-10-06 Samsung Semiconductor, Inc. Programmable output drive circuit
US5375147A (en) 1991-08-21 1994-12-20 Fujitsu Limited Jitter compensating device
US5267269A (en) 1991-09-04 1993-11-30 Level One Communications, Inc. System and method employing predetermined waveforms for transmit equalization
US5307064A (en) 1991-09-09 1994-04-26 Tekuno Esu Kabushiki Kaisha Digital-to-analog converter capable of reducing load of low-pass filter
US5269313A (en) 1991-09-09 1993-12-14 Sherwood Medical Company Filter and method for filtering baseline wander
US5365935A (en) 1991-09-10 1994-11-22 Ralin, Inc. Portable, multi-channel ECG data monitor/recorder
US5444739A (en) 1991-09-12 1995-08-22 Matsushita Electric Industrial Co., Ltd. Equalizer for data receiver apparatus
US5212659A (en) 1991-10-08 1993-05-18 Crystal Semiconductor Low precision finite impulse response filter for digital interpolation
US5245654A (en) 1991-10-10 1993-09-14 Cermetek Microelectronics, Inc. Solid state isolation device using opto-isolators
US5283582A (en) 1991-12-20 1994-02-01 Texas Instruments Incorporated Circuitry and method for current input analog to digital conversion
US5245231A (en) 1991-12-30 1993-09-14 Dell Usa, L.P. Integrated delay line
US5367540A (en) 1992-01-16 1994-11-22 Fujitsu Limited Transversal filter for use in a digital subscriber line transmission interface
US5164725A (en) 1992-02-05 1992-11-17 Tritech Microelectronics International Pte Ltd. Digital to analog converter with current sources paired for canceling error sources
US5539773A (en) 1992-02-17 1996-07-23 Thomson Consumer Electronics S.A. Method and apparatus for ghost cancelling and/or equalizing
US5403421A (en) 1992-02-28 1995-04-04 Paul Kiefel Hochfrequenz-Anlagen Gmbh Method of welding halogen-free thermoplastic foils
US5521540A (en) 1992-03-24 1996-05-28 Bull, S.A. Method and apparatus for multi-range delay control
US5585795A (en) 1992-04-06 1996-12-17 Fujitsu Limited D/A converter including output buffer having a controllable offset voltage
US6744931B2 (en) 1992-04-09 2004-06-01 Olympus Optical Co., Ltd. Image processing apparatus
US5280526A (en) 1992-05-26 1994-01-18 At&T Bell Laboratories Transformer-less hybrid circuit
US5280526C1 (en) 1992-05-26 2001-05-01 Paradyne Corp Transformer-less hybrid circuit
US5539403A (en) 1992-06-01 1996-07-23 Matsushita Electric Industrial Co, Ltd D/A conversion apparatus and A/D conversion apparatus
US5325400A (en) 1992-06-04 1994-06-28 The Lan Guys, Inc. Method and apparatus for predistortion of signals in digital transmission systems
US5537113A (en) 1992-06-17 1996-07-16 Advantest Corp. A/D or D/A conversion using distribution of differential waveforms to interleaved converters
US5272453A (en) 1992-08-03 1993-12-21 Motorola Inc. Method and apparatus for switching between gain curves of a voltage controlled oscillator
US5373147A (en) 1992-09-16 1994-12-13 International Business Machines Corporation Apparatus and method for detecting line segment direction
US5307405A (en) 1992-09-25 1994-04-26 Qualcomm Incorporated Network echo canceller
US5243347A (en) 1992-09-28 1993-09-07 Motorola, Inc. Monotonic current/resistor digital-to-analog converter and method of operation
US5834860A (en) 1992-11-25 1998-11-10 Sgs-Thomson Microelectronics Ltd. Controlled impedance transistor switch circuit
US5357145A (en) 1992-12-22 1994-10-18 National Semiconductor Corporation Integrated waveshaping circuit using weighted current summing
US5323157A (en) 1993-01-15 1994-06-21 Motorola, Inc. Sigma-delta digital-to-analog converter with reduced noise
US5517435A (en) 1993-03-11 1996-05-14 Nec Corporation Method of identifying an unknown system with a band-splitting adaptive filter and a device thereof
US5930686A (en) 1993-05-05 1999-07-27 Marconi Electronic Systems Limited Integrated transceiver circuit packaged component
US5687330A (en) 1993-06-18 1997-11-11 Digital Equipment Corporation Semiconductor process, power supply and temperature compensated system bus integrated interface architecture with precision receiver
US5539405A (en) 1993-07-29 1996-07-23 Cirrus Logic, Inc. DAC achieving monotonicity with equal sources and shift array therefor
US5418478A (en) 1993-07-30 1995-05-23 Apple Computer, Inc. CMOS differential twisted-pair driver
US5392042A (en) 1993-08-05 1995-02-21 Martin Marietta Corporation Sigma-delta analog-to-digital converter with filtration having controlled pole-zero locations, and apparatus therefor
US5399996A (en) 1993-08-16 1995-03-21 At&T Global Information Solutions Company Circuit and method for minimizing electromagnetic emissions
US5479124A (en) 1993-08-20 1995-12-26 Nexgen Microsystems Slew rate controller for high speed bus
US5719515A (en) 1993-09-27 1998-02-17 Sgs-Thomson Microelectronics S.A. Digital delay line
US5557027A (en) 1993-10-21 1996-09-17 Shell Oil Company Oligomerization catalyst and process
US5587681A (en) 1993-10-29 1996-12-24 Plessey Semiconductors Limited DC restoration circuit
US5517141A (en) 1993-11-05 1996-05-14 Motorola, Inc. Differential high speed track and hold amplifier
US5508656A (en) 1993-12-23 1996-04-16 Sgs-Thomson Microelectronics S.A. Amplifier with offset correction
US5572158A (en) 1994-02-15 1996-11-05 Rambus, Inc. Amplifier with active duty cycle correction
US5489873A (en) 1994-03-03 1996-02-06 Motorola, Inc. Active low-pass filter
US5440514A (en) 1994-03-08 1995-08-08 Motorola Inc. Write control for a memory using a delay locked loop
US5440515A (en) 1994-03-08 1995-08-08 Motorola Inc. Delay locked loop for detecting the phase difference of two signals having different frequencies
US5465272A (en) 1994-04-08 1995-11-07 Synoptics Communications, Inc. Data transmitter baseline wander correction circuit
US5589788A (en) 1994-05-12 1996-12-31 Hewlett-Packard Company Timing adjustment circuit
US5796725A (en) 1994-08-31 1998-08-18 Nec Corporation Echo canceller capable of cancelling an echo signal at a high speed
US5659609A (en) 1994-09-05 1997-08-19 Fujitsu Limited Echo canceller and waveform-distortion compensation device
US5812597A (en) 1994-09-21 1998-09-22 Tut Systems, Inc. Circuit for preventing base line wander of digital signals in a network receiver
US5838186A (en) 1994-09-21 1998-11-17 Mitsubishi Denki Kabushiki Kaisha Signal output circuit with reduced noise in output signal
US5613233A (en) 1994-09-30 1997-03-18 Rockwell International Corp. Apparatus with distortion cancelling feedback signal
US5507036A (en) 1994-09-30 1996-04-09 Rockwell International Apparatus with distortion cancelling feed forward signal
US5471665A (en) 1994-10-18 1995-11-28 Motorola, Inc. Differential DC offset compensation circuit
US5568142A (en) 1994-10-20 1996-10-22 Massachusetts Institute Of Technology Hybrid filter bank analog/digital converter
US5648738A (en) 1994-11-01 1997-07-15 Cirrus Logic, Inc. Read channel having auto-zeroing and offset compensation, and power-down between servo fields
US5579004A (en) 1994-11-02 1996-11-26 Advanced Micro Devices, Inc. Digital interpolation circuit for a digital-to-analog converter circuit
US5585802A (en) 1994-11-02 1996-12-17 Advanced Micro Devices, Inc. Multi-stage digital to analog conversion circuit and method
US5572159A (en) 1994-11-14 1996-11-05 Nexgen, Inc. Voltage-controlled delay element with programmable delay
US6046607A (en) 1994-11-21 2000-04-04 Yamaha Corporation Logic circuit controlled by a plurality of clock signals
US6201841B1 (en) 1994-12-07 2001-03-13 Fujitsu Limited Distortion compensating device
US5568064A (en) 1995-01-23 1996-10-22 International Business Machines Corporation Bidirectional transmission line driver/receiver
US5745564A (en) 1995-01-26 1998-04-28 Northern Telecom Limited Echo cancelling arrangement
US5625357A (en) 1995-02-16 1997-04-29 Advanced Micro Devices, Inc. Current steering semi-digital reconstruction filter
US5798664A (en) 1995-04-07 1998-08-25 Nec Corporation Offset cancelling amplifier circuit having Miller integrator as offset detector
US5577027A (en) 1995-04-18 1996-11-19 Intel Corporation Apparatus and method for effectively eliminating the echo signal of transmitting signal in a modem
US5651029A (en) 1995-05-16 1997-07-22 Myson Technology, Inc. Apparatus for transmitting an output with predetermined frequency response to an unshielded twisted-pair media and waveform shaping circuit and method employed therein
US5663728A (en) 1995-05-18 1997-09-02 Hughes Aircraft Company Digital-to-analog converted (DAC) and method that set waveform rise and fall times to produce an analog waveform that approximates a piecewise linear waveform to reduce spectral distortion
US5559476A (en) 1995-05-31 1996-09-24 Cirrus Logic, Inc. Voltage controlled oscillator including voltage controlled delay circuit with power supply noise isolation
US5703541A (en) 1995-06-05 1997-12-30 Mitsubishi Denki Kabushiki Kaisha Ring oscillator with two inverters per unit inverter circuit
US5822426A (en) 1995-06-06 1998-10-13 International Business Machines Corporation Balanced hybrid circuit
US5864587A (en) 1995-06-06 1999-01-26 Lsi Logic Corporation Differential signal receiver
US5600321A (en) 1995-06-07 1997-02-04 Advanced Micro Devices Inc. High speed, low power CMOS D/A converter for wave synthesis in network
US5696796A (en) 1995-06-07 1997-12-09 Comsat Corporation Continuously variable if sampling method for digital data transmission
US5596439A (en) 1995-08-01 1997-01-21 Viasat, Inc. Self-interference cancellation for two-party relayed communication
US5859552A (en) 1995-10-06 1999-01-12 Lsi Logic Corporation Programmable slew rate control circuit for output buffer
US5963069A (en) 1995-10-16 1999-10-05 Altera Corporation System for distributing clocks using a delay lock loop in a programmable logic circuit
US5666354A (en) 1995-12-20 1997-09-09 International Business Machines Corporation CMOS bi-directional differential link
USRE37619E1 (en) 1996-01-05 2002-04-02 Analog Devices, Inc. Skewless differential switch and DAC employing the same
US5841386A (en) 1996-01-18 1998-11-24 Texas Instruments Incorporated Simple high resolution monolithic DAC for the tuning of an external VCXO (voltage controlled quartz oscillator)
US5887059A (en) 1996-01-30 1999-03-23 Advanced Micro Devices, Inc. System and method for performing echo cancellation in a communications network employing a mixed mode LMS adaptive balance filter
US5757219A (en) 1996-01-31 1998-05-26 Analogic Corporation Apparatus for and method of autozeroing the input of a charge-to-voltage converter
US5798661A (en) 1996-02-09 1998-08-25 Advanced Micro Devices, Inc. Method for continuous waveform synthesis
US5757298A (en) 1996-02-29 1998-05-26 Hewlett-Packard Co. Method and apparatus for error compensation using a non-linear digital-to-analog converter
US5684482A (en) 1996-03-06 1997-11-04 Ian A. Galton Spectral shaping of circuit errors in digital-to-analog converters
US5844439A (en) 1996-03-13 1998-12-01 Integrated Circuit Systems, Inc. DC restoration circuit for multi-level transmission signals
EP0800278B1 (en) 1996-04-04 1999-12-08 Mitel Semiconductor Limited An error correction circuit
US5825819A (en) 1996-04-23 1998-10-20 Motorola, Inc. Asymmetrical digital subscriber line (ADSL) line driver circuit
US5629652A (en) 1996-05-09 1997-05-13 Analog Devices Band-switchable, low-noise voltage controlled oscillator (VCO) for use with low-q resonator elements
US5841809A (en) 1996-06-03 1998-11-24 Fujitsu Limimited Access line termination unit
US5940498A (en) 1996-06-14 1999-08-17 Siemens Aktiengesellschaft Electronic voice circuit configuration
US5726583A (en) 1996-07-19 1998-03-10 Kaplinsky; Cecil H. Programmable dynamic line-termination circuit
US5892701A (en) * 1996-08-14 1999-04-06 Tamarack Microelectronics, Inc. Silicon filtering buffer apparatus and the method of operation thereof
US5760726A (en) 1996-08-23 1998-06-02 Motorola, Inc. Digital-to-analog converter with dynamic matching and bit splitting
US6037490A (en) 1996-09-03 2000-03-14 The University Of Tennessee Research Corporation Boron-containing amino carboxylic acid compounds and uses thereof
US5790060A (en) 1996-09-11 1998-08-04 Harris Corporation Digital-to-analog converter having enhanced current steering and associated method
US5894496A (en) 1996-09-16 1999-04-13 Ericsson Inc. Method and apparatus for detecting and compensating for undesired phase shift in a radio transceiver
US5790658A (en) 1996-10-28 1998-08-04 Advanced Micro Devices, Inc. High performance echo canceller for high speed modem
US5821892A (en) 1996-11-20 1998-10-13 Texas Instruments Incorporated Digital to analog conversion system
US5898340A (en) 1996-11-20 1999-04-27 Chatterjee; Manjirnath A. High power efficiency audio amplifier with digital audio and volume inputs
US5880615A (en) 1996-12-10 1999-03-09 Intel Corporation Method and apparatus for detecting differential threshold levels while compensating for baseline wander
US5838177A (en) 1997-01-06 1998-11-17 Micron Technology, Inc. Adjustable output driver circuit having parallel pull-up and pull-down elements
US5940442A (en) 1997-01-30 1999-08-17 National Semioonductor Corporation High speed data receiver
US6539072B1 (en) 1997-02-06 2003-03-25 Rambus, Inc. Delay locked loop circuitry for clock delay adjustment
US6509854B1 (en) 1997-03-16 2003-01-21 Hitachi, Ltd. DA conversion circuit
US5936450A (en) 1997-03-21 1999-08-10 National Semiconductor Corporation Waveshaping circuit using digitally controlled weighted current summing
US6259957B1 (en) 1997-04-04 2001-07-10 Cirrus Logic, Inc. Circuits and methods for implementing audio Codecs and systems using the same
US6087968A (en) 1997-04-16 2000-07-11 U.S. Philips Corporation Analog to digital converter comprising an asynchronous sigma delta modulator and decimating digital filter
US5982317A (en) 1997-04-18 1999-11-09 Jesper Steensgaard-Madsen Oversampled digital-to-analog converter based on nonlinear separation and linear recombination
US6166572A (en) 1997-06-13 2000-12-26 Oki Electric Industry Co., Ltd. Voltage-controlled delay line, direct phase controlled voltage-controlled oscillator, clock/data recovery circuit, and clock/data recovery apparatus
US6223061B1 (en) 1997-07-25 2001-04-24 Cleveland Medical Devices Inc. Apparatus for low power radio communications
US6377640B2 (en) 1997-07-31 2002-04-23 Stanford Syncom, Inc. Means and method for a synchronous network communications system
US5949362A (en) 1997-08-22 1999-09-07 Harris Corporation Digital-to-analog converter including current cell matrix with enhanced linearity and associated methods
US6191719B1 (en) 1997-08-25 2001-02-20 Broadcom Corporation Digital to analog converter with reduced ringing
US20040208312A1 (en) 1997-09-16 2004-10-21 Kozo Okuda Echo canceling method, echo canceller, and voice switch
US6067327A (en) 1997-09-18 2000-05-23 International Business Machines Corporation Data transmitter and method therefor
US6163289A (en) 1997-09-23 2000-12-19 Philips Electronics North America Corp. Differential voltage digital-to-analog converter
US6259680B1 (en) 1997-10-01 2001-07-10 Adtran, Inc. Method and apparatus for echo cancellation
US20020009057A1 (en) 1997-10-01 2002-01-24 Blackwell Steven R. Method and apparatus for echo cancellation
US6201490B1 (en) 1997-11-14 2001-03-13 Yamaha Corporation DA conversion apparatus to reduce transient noise upon switching of analog signals
US6385238B1 (en) 1997-12-03 2002-05-07 Kabushiki Kaisha Toshiba Adaptive equalization and baseline wander correction circuit
US6044489A (en) 1997-12-10 2000-03-28 National Semiconductor Corporation Data signal baseline error detector
US6043766A (en) 1997-12-10 2000-03-28 National Semiconductor Corporation Distributive encoder for encoding error signals which represent signal peak errors in data signals for identifying erroneous signal baseline, peak and equalization conditions
US6173019B1 (en) 1997-12-10 2001-01-09 National Semiconductor Corporation Control loop for data signal baseline correction
US6563870B1 (en) 1997-12-22 2003-05-13 Infineon Technologies Ag Nonlinear echo compensator
US6236346B1 (en) 1998-01-08 2001-05-22 Fujitsu Limited Cell array circuitry
US6100830A (en) 1998-01-08 2000-08-08 Fujitsu Microelectronics Europe Gmbh Differential switching circuitry
US6163283A (en) 1998-01-08 2000-12-19 Fujitsu Microelectronics Europe Gmbh Thermometer coding circuitry
US6288592B1 (en) * 1998-01-21 2001-09-11 Gennum Corporation Cable driver with controlled linear rise and fall
US6005370A (en) 1998-01-26 1999-12-21 Physio-Control Manufacturing Corporation Automatic rate control for defibrillator capacitor charging
US6047346A (en) 1998-02-02 2000-04-04 Rambus Inc. System for adjusting slew rate on an output of a drive circuit by enabling a plurality of pre-drivers and a plurality of output drivers
US6288604B1 (en) 1998-02-03 2001-09-11 Broadcom Corporation CMOS amplifier providing automatic offset cancellation
US6215429B1 (en) 1998-02-10 2001-04-10 Lucent Technologies, Inc. Distributed gain for audio codec
US6369734B2 (en) 1998-02-10 2002-04-09 Intel Corporation Method and apparatus for increasing linearity and reducing noise coupling in a digital to analog converter
US6172634B1 (en) 1998-02-25 2001-01-09 Lucent Technologies Inc. Methods and apparatus for providing analog-fir-based line-driver with pre-equalization
US6583742B1 (en) 1998-02-26 2003-06-24 Wolfson Microelectronics Limited Digital to analogue converter with dynamic element matching
US6163579A (en) 1998-03-04 2000-12-19 Analog Devices, Inc. Broadband modem transformer hybird
US6385442B1 (en) 1998-03-04 2002-05-07 Symbol Technologies, Inc. Multiphase receiver and oscillator
WO1999046867A1 (en) * 1998-03-09 1999-09-16 Broadcom Corporation Gigabit ethernet transceiver
US6236645B1 (en) 1998-03-09 2001-05-22 Broadcom Corporation Apparatus for, and method of, reducing noise in a communications system
US6177896B1 (en) 1998-03-13 2001-01-23 Hyundai Electronics Industries Co., Ltd. Oversampling digital/analog converter
US6057716A (en) 1998-04-07 2000-05-02 Credence Systems Corporation Inhibitable continuously-terminated differential drive circuit for an integrated circuit tester
US5999044A (en) 1998-04-13 1999-12-07 Credence Systems Corporation Differential driver having multiple output voltage ranges
US6148025A (en) 1998-04-17 2000-11-14 Lucent Technologies, Inc. System and method for compensating for baseline wander
US6236345B1 (en) 1998-04-24 2001-05-22 U.S. Philips Corporation Video rate D/A converter with sigma-delta modulator
US6421377B1 (en) 1998-05-13 2002-07-16 Globespanvirata, Inc. System and method for echo cancellation over asymmetric spectra
US6249249B1 (en) 1998-05-14 2001-06-19 Kabushiki Kaisha Toshiba Active array antenna system
US6094082A (en) 1998-05-18 2000-07-25 National Semiconductor Corporation DLL calibrated switched current delay interpolator
US6037812A (en) 1998-05-18 2000-03-14 National Semiconductor Corporation Delay locked loop (DLL) based clock synthesis
US6014048A (en) 1998-05-27 2000-01-11 Advanced Micro Devices, Inc. Clock generator with multiple feedback paths including a delay locked loop path
US6266367B1 (en) 1998-05-28 2001-07-24 3Com Corporation Combined echo canceller and time domain equalizer
US6137328A (en) 1998-05-29 2000-10-24 Hyundai Electronics Industries Co., Ltd. Clock phase correction circuit
US6377683B1 (en) 1998-05-29 2002-04-23 3Com Corporation Low complexity frequency domain echo canceller for DMT transceivers
US6154784A (en) 1998-06-10 2000-11-28 Lsi Logic Corporation Current mode ethernet transmitter
US6289068B1 (en) 1998-06-22 2001-09-11 Xilinx, Inc. Delay lock loop with clock phase shifter
US6535987B1 (en) 1998-07-31 2003-03-18 Stmicroelectronics S.A. Amplifier with a fan-out variable in time
US6271782B1 (en) 1998-08-06 2001-08-07 Jesper Steensgaard-Madsen Delta-sigma A/D converter
US6204788B1 (en) 1998-08-25 2001-03-20 Matsushita Electric Industrial Co., Ltd. Digital/analog conversion apparatus
US6298046B1 (en) 1998-08-28 2001-10-02 Rc Networks Adjustable balancing circuit for an adaptive hybrid and method of adjusting the same
US6415003B1 (en) 1998-09-11 2002-07-02 National Semiconductor Corporation Digital baseline wander correction circuit
US6370190B1 (en) 1998-09-15 2002-04-09 3Com Technologies Data receiver including hybrid decision feedback equalizer
US6721379B1 (en) 1998-09-25 2004-04-13 International Business Machines Corporation DAC/Driver waveform generator with phase lock rise time control
US6249164B1 (en) 1998-09-25 2001-06-19 International Business Machines Corporation Delay circuit arrangement for use in a DAC/driver waveform generator with phase lock rise time control
US6408032B1 (en) 1998-09-30 2002-06-18 Pmc-Sierra Ltd. Transmit baseline wander correction technique
US6038266A (en) 1998-09-30 2000-03-14 Lucent Technologies, Inc. Mixed mode adaptive analog receive architecture for data communications
US6576746B2 (en) 1998-10-13 2003-06-10 Immunomedics, Inc. Site-specific labeling of disulfide-containing targeting vectors
US6052076A (en) 1998-10-14 2000-04-18 Western Digital Corporation Digital-to-analog converter having high resolution and high bandwidth
US6421534B1 (en) 1998-10-21 2002-07-16 Parkervision, Inc. Integrated frequency translation and selectivity
US6049706A (en) 1998-10-21 2000-04-11 Parkervision, Inc. Integrated frequency translation and selectivity
US20040005015A1 (en) 1998-10-30 2004-01-08 Chan Kevin T. Method and system for a reduced emissions direct drive transmitter for unshielded twisted pair (UTP) applications
US6332004B1 (en) 1998-10-30 2001-12-18 Broadcom Corporation Analog discrete-time filtering for unshielded twisted pair data communication
US6389077B1 (en) 1998-10-30 2002-05-14 Broadcom Corporation Adaptively configurable class-A/class-B transmit DAC for transceiver emission and power consumption control
US6690742B2 (en) 1998-10-30 2004-02-10 Broadcom Corporation Adaptively configurable class-A/class-B transmit DAC for transceiver emission and power consumption control
US20030002570A1 (en) 1998-10-30 2003-01-02 Chan Kevin T. Fully integrated ethernet transmitter architecture with interpolating filtering
US6259745B1 (en) 1998-10-30 2001-07-10 Broadcom Corporation Integrated Gigabit Ethernet transmitter architecture
US20020136321A1 (en) 1998-10-30 2002-09-26 Chan Kevin T. Reduction of aggregate EMI emissions of multiple transmitters
US6594304B2 (en) 1998-10-30 2003-07-15 Broadcom Corporation Adaptive configurable class-A/class-B transmit DAC for transceiver emission and power consumption control
US20040105504A1 (en) 1998-10-30 2004-06-03 Chan Kevin T. Adaptively configurable class-A/class-B transmit DAC for transceiver emission and power consumption control
US6411647B1 (en) 1998-10-30 2002-06-25 Broadcom Corporation Fully integrated ethernet transmitter architecture with interpolating filtering
WO2000028663A2 (en) 1998-11-09 2000-05-18 Broadcom Corporation Fir filter structure with low latency for gigabit ethernet applications
WO2000028691A2 (en) 1998-11-09 2000-05-18 Broadcom Corporation, Et Al. Multi-pair gigabit ethernet transceiver
US6185263B1 (en) 1998-11-09 2001-02-06 Broadcom Corporation Adaptively configurable class-A/class-B transmit DAC for transceiver emission and power consumption control
WO2000028691A3 (en) 1998-11-09 2000-11-23 Broadcom Corp Multi-pair gigabit ethernet transceiver
US6477200B1 (en) 1998-11-09 2002-11-05 Broadcom Corporation Multi-pair gigabit ethernet transceiver
WO2000028663A3 (en) 1998-11-09 2000-08-17 Broadcom Corp Fir filter structure with low latency for gigabit ethernet applications
US6744831B2 (en) 1998-11-11 2004-06-01 Broadcom Corporation Adaptive electronic transmission signal cancellation apparatus for full duplex communication
US6373908B2 (en) 1998-11-11 2002-04-16 Broadcom Corporation Adaptive electronic transmission signal cancellation apparatus for full duplex communication
US20050025266A1 (en) 1998-11-11 2005-02-03 Chan Kevin T. Adaptive electronic transmission signal cancellation apparatus for full duplex communication
US6714825B1 (en) 1998-11-12 2004-03-30 Matsushita Electric Industrial Co., Ltd. Multi-channel audio reproducing device
US6201831B1 (en) 1998-11-13 2001-03-13 Broadcom Corporation Demodulator for a multi-pair gigabit transceiver
US6731748B1 (en) 1998-11-30 2004-05-04 Qualcomm Incorporated Audio interface for satellite user terminals
US6346899B1 (en) 1998-12-04 2002-02-12 Asahi Kasei Kabushiki Kaisha Analog current mode D/A converter using transconductors
US6192226B1 (en) 1998-12-21 2001-02-20 Motorola, Inc. Carrier squelch processing system and apparatus
US6476749B1 (en) 1998-12-21 2002-11-05 Bell Canada High speed analog-to-digital converter and digital-to-analog converter
US6309077B1 (en) 1999-01-12 2001-10-30 Cornell Research Foundation Inc. Motion amplification based sensors
US6373417B1 (en) 1999-02-23 2002-04-16 Cirrus Logic, Inc. Digital to analog converter using level and timing control signals to cancel noise
US6140857A (en) 1999-03-29 2000-10-31 Intel Corporation Method and apparatus for reducing baseline wander
US6765931B1 (en) 1999-04-13 2004-07-20 Broadcom Corporation Gateway with voice
US6751202B1 (en) 1999-04-30 2004-06-15 3Com Corporation Filtered transmit cancellation in a full-duplex modem data access arrangement (DAA)
US6150856A (en) 1999-04-30 2000-11-21 Micron Technology, Inc. Delay lock loops, signal locking methods and methods of implementing delay lock loops
US6121831A (en) 1999-05-12 2000-09-19 Level One Communications, Inc. Apparatus and method for removing offset in a gain circuit
US6556677B1 (en) 1999-05-27 2003-04-29 William Christopher Hardy Single-ended echo cancellation system and method
US6211716B1 (en) 1999-05-28 2001-04-03 Kendin Communications, Inc. Baseline wander compensation circuit and method
US6469988B1 (en) * 1999-07-08 2002-10-22 Conexant Systems, Inc. Low-level circuit implementation of signal flow graphs for real-time signal processing of high-speed digital signals
US6295012B1 (en) 1999-08-25 2001-09-25 Broadcom Corporation CMOS DAC with high impedance differential current drivers
US6313775B1 (en) 1999-09-03 2001-11-06 Nokia Mobile Phones Limited Delta-sigma modulator with two-step quantization, and method for using two-step quantization in delta-sigma modulation
US6307490B1 (en) 1999-09-30 2001-10-23 The Engineering Consortium, Inc. Digital to analog converter trim apparatus and method
US6275098B1 (en) 1999-10-01 2001-08-14 Lsi Logic Corporation Digitally calibrated bandgap reference
US6188282B1 (en) 1999-10-08 2001-02-13 Ericsson Inc. Differential amplifier with reduced even order non-linearity and associated methods
US6608743B1 (en) 1999-10-19 2003-08-19 Nec Corporation Delay locked loop, synchronizing method for the same and semiconductor device equipped with the same
US20040141569A1 (en) 1999-10-20 2004-07-22 Agazzi Oscar E. Method, apparatus and system for high-speed transmission on fiber optic channel
US6509857B1 (en) 1999-10-25 2003-01-21 Texas Instruments Incorporated Digital-to-analog converting method and digital-to-analog converter
US6452428B1 (en) 1999-11-23 2002-09-17 Intel Corporation Slew rate control circuit
US6476746B2 (en) 1999-12-08 2002-11-05 Texas Instruments Incorporated Cellular base station having a high speed, high resolution digital-to-analog converter with off-line sigma delta conversion and storage
US6441761B1 (en) 1999-12-08 2002-08-27 Texas Instruments Incorporated High speed, high resolution digital-to-analog converter with off-line sigma delta conversion and storage
US6687286B1 (en) 1999-12-17 2004-02-03 Agere Systems, Inc. Programmable transmitter circuit for coupling to an ethernet or fast ethernet
US6570931B1 (en) 1999-12-31 2003-05-27 Intel Corporation Switched voltage adaptive slew rate control and spectrum shaping transmitter for high speed digital transmission
US20010050585A1 (en) 2000-01-18 2001-12-13 Larrie Carr Digital delay line with synchronous control
US6259012B1 (en) 2000-03-02 2001-07-10 Hoshino Gakki Kabushiki Kaisha Structure for confirming the adjusted position of a drum pedal
US6566677B2 (en) 2000-03-24 2003-05-20 Sanyo Electric Co., Ltd. Nitride-based semiconductor device and manufacturing method thereof
US6333959B1 (en) 2000-04-25 2001-12-25 Winbond Electronics Corporation Cross feedback latch-type bi-directional shift register in a delay lock loop circuit
US6980644B1 (en) 2000-05-12 2005-12-27 National Semiconductor Corporation System and method for adapting an analog echo canceller in a transceiver front end
US6823028B1 (en) 2000-05-12 2004-11-23 National Semiconductor Corporation Digitally controlled automatic gain control system for use in an analog front-end of a receiver
US6844837B1 (en) 2000-05-23 2005-01-18 Marvell International Ltd. Class B driver
US20030174660A1 (en) 2000-06-20 2003-09-18 Thomas Blon Circuit arrangement for the analogue suppression of echos
US6340940B1 (en) 2000-07-18 2002-01-22 Cirrus Logic, Inc. Digital to analog conversion circuits and methods utilizing single-bit delta-SIGMA modulators and multiple-bit digital to analog converters
US6775529B1 (en) 2000-07-31 2004-08-10 Marvell International Ltd. Active resistive summer for a transformer hybrid
US6577114B1 (en) 2000-07-31 2003-06-10 Marvell International, Ltd. Calibration circuit
US6870881B1 (en) 2000-08-24 2005-03-22 Marvell International Ltd. Feedforward equalizer for DFE based detector
US6351229B1 (en) 2000-09-05 2002-02-26 Texas Instruments Incorporated Density-modulated dynamic dithering circuits and method for delta-sigma converter
US6816097B2 (en) 2000-09-11 2004-11-09 Broadcom Corporation System and method for performing digital-to-analog conversion using a sigma-delta modulator
US6531973B2 (en) 2000-09-11 2003-03-11 Broadcom Corporation Sigma-delta digital-to-analog converter
US6339390B1 (en) 2000-10-04 2002-01-15 Scott R. Velazquez Adaptive parallel processing analog and digital converter
US20020084857A1 (en) 2000-10-23 2002-07-04 Samsung Electronics Co., Ltd. Delay locked loop for improving high frequency characteristics and yield
US20020061087A1 (en) 2000-11-21 2002-05-23 Stephen Williams Apparatus and method for acquiring phase lock timing recovery in a partial response maximum likelihood (PRML) channel
US6492922B1 (en) 2000-12-14 2002-12-10 Xilinx Inc. Anti-aliasing filter with automatic cutoff frequency adaptation
US6462688B1 (en) 2000-12-18 2002-10-08 Marvell International, Ltd. Direct drive programmable high speed power digital-to-analog converter
US6468032B2 (en) 2000-12-18 2002-10-22 Pratt & Whitney Canada Corp. Further cooling of pre-swirl flow entering cooled rotor aerofoils
US6433608B1 (en) 2001-01-02 2002-08-13 Realtek Semi-Conductor Co., Ltd. Device and method for correcting the baseline wandering of transmitting signals
US6606489B2 (en) 2001-02-14 2003-08-12 Rf Micro Devices, Inc. Differential to single-ended converter with large output swing
US20020181601A1 (en) 2001-03-21 2002-12-05 Chin-Wen Huang Receiver with baseline wander correction and correction method thereof
US6501402B2 (en) 2001-05-09 2002-12-31 Broadcom Corporation Digital-to-analogue converter using an array of current sources
US6476476B1 (en) 2001-08-16 2002-11-05 Amkor Technology, Inc. Integrated circuit package including pin and barrel interconnects
US6633178B2 (en) 2001-09-28 2003-10-14 Intel Corporation Apparatus and method for power efficient line driver
US20040091071A1 (en) 2002-11-07 2004-05-13 Realtek Semiconductor Corp. Demodulation apparatus for a network transceiver and method thereof
US20040090981A1 (en) 2002-11-07 2004-05-13 Realtek Semiconductor Corp. Initialization method for a network system
DE102004017497A1 (en) 2003-04-14 2004-11-25 Realtek Semiconductor Corp. amplifier circuit
US6864726B2 (en) 2003-06-17 2005-03-08 Intel Corporation Output signal control from a DAC-driven amplifier-based driver
US6882216B2 (en) 2003-06-24 2005-04-19 Realtek Semiconductor Corp. On-chip high-pass filter with large time constant
JP6029853B2 (en) 2012-05-18 2016-11-24 日野自動車株式会社 Center-of-gravity position estimation device, a vehicle, and the center-of-gravity position estimation method, and program

Non-Patent Citations (177)

* Cited by examiner, † Cited by third party
Title
"Gigabit Ethernet 1000Base-T," Gigabit Ethernet Alliance, Copyright 1997. *
A 1.2 GHz Programmable DLL-Based Frequency Multiplier for Wireless Applications IEEE Transaction on Very Large Scale Integration (VLSI) Systems, vol. 12, Isssue 12, Dec. 2004, Wang et al.
A 1.24-GHz MonolithicCMOS VOC with PhaseNoise of-137 dBc/Hz at a3-MHz Offset IEEE Microwave & Guided Wave Letters, vol. 9, No. 3, 1999, Hung et al., pp. 111-113.
A 1.24-GHz MonolithicCMOS VOC with PhaseNoise of—137 dBc/Hz at a3-MHz Offset IEEE Microwave & Guided Wave Letters, vol. 9, No. 3, 1999, Hung et al., pp. 111-113.
A 1.8-GHz Low-Phase-Noise CMOS VCO Using Optimized Hollow Spiral Inductors IEEE Journal of Solid State Circuits vol. 32, No. 5, 1997, Craninckx et al., pp. 736-744.
A 1.8-GHz Low-Phase-Noise Voltage-Controlled Oscillator with Prescaler IEEE Journal of Solid State Circuits vol. 30 No. 12, 1995, Craninckx et al., pp. 1474-1482.
A 1.9-GHz Wide-Band IF Double Conversion CMOS Receiver for CordlessTelephone Applications IEEE Journal of Solid State Circuits vol. 32 No. 12, 1997, Rudell et al., pp. 2071-2088.
A 1.9GHzMicromachined-Based Low-Phrase-Noise CMOS VCO 1999 IEEE International Solid-State Circuits Conference, Digest of Technical Papers; Feb. 15-17, 1999.
A 10 bit 80 MHz glitchless CMOS D/A converter Proceedings of the IEEE 1991 Custom Integrated Circuits Conference, May 1991, Takakura et al., pp. 26.5.1-26.5.4.
A 100 Mb/s BiCMOS Adaptive Pulse-Shaping Filter IEEE Journal on Selected Areas in Communications vol. 13, No. 9, Dec. 1995, Shoval et al., pp. 1692-1702.
A 100 Mb/s CMOS 100Base-T4 Fast Ethernet Transceiver for Category 3,4 & 5 UTP 1998 IEEE International Solid-State Circuits Conference, Digest of Technical Papers. Feb. 1998, Chan et al.
A 10-b 125-MHz CMOS digital-to-analog converter (DAC) with threshold-voltage compensated current sources IEEE Journal of Solid-State Circuit, vol. 29, Nol 11, Nov. 1994, Chin et al., pp. 1374-1380.
A 10-b 70-MS/s CMOS D/A converter IEEE Journal of Solid-State Circuits, vol. 26, No. 4, Apr. 1991, Nakamura et al., pp. 637-642.
A 10-b, 500-M Sample/s CMOS DAC in 0.6 mm2; Chi-Hung Lin and Klaas Bult; IEEE Journal of Solid-State Circuits, vol. 33, No. 12, Dec. 1996; 11 pages.
A 130-MHz 8-b CMOS video DAC for HDTV applications IEEE Journal of Solid-State Circuit, vol. 26, No. 7, Jul. 1991, Fournier et al., pp. 1073-1077.
A 14-Bit Current-Mode Sigma Delta DAC Based Upon Rotated Data Weighted Avergage IEEE Journal of Solid-State Circuits, vol. 35, Issue 8, Aug. 2000, Radke et al., pp. 1074-1084.
A 14-Bit Intrinsic Acurracy Q2 Random Walk CMOS DAC IEEE Journal of Solid-State Circuits, vol. 34, Issue 12, Dec. 1999, Van Der Plas et, pp. 1708-1718.
A 2.5 V CMOS Delay-Locked Loop for an 18 Mbit, 500 Megabyte/s DRAM IEEE Journal of Solid-State Circuits, vol. 29, Issue 12, Dec. 1994, Lee et al., pp. 1491-1496.
A 2.7-V 900-GHz /1.9-GHz Dual-Band Transceiver IC for Digital Wireless Communication IEEE Journal of Solid-State Circuits, vol. 34, Issue 3, Mar. 1999, Leong et al., pp. 286-291.
A 3 V 10b 100MS/s Digital-to-Analog Converter for Cable Modem Applications Proceedings of the Second IEEE Asia Pacific Conference on ASICs, Aug. 2000, Lee et al., pp. 203-205.
A 30-MHz Hybrid Analog / Digital Clock Recovery Circuit in 2-um CMOS, 1990, Kim et al., pp. 1385-1394.
A 320 MHz CMOS triple 8b DAC with on-chip PLL and hardware cursor 1994 IEEE International Solid-State Circuits Conference, Digest of Technical Papers, 41st ISSCC., Feb. 16-18, 1994 pp. 50-51, Reynolds.
A 333MHz, 20mW, 18ps Resolution Digital DLL using Current-controlled Delay with Parallel Variables Resistor DAC (PVR-DAC) Proceedings of the Second IEEE Asia Pacific Conference on ASICs, 2000. AP-ASIC 2000, Aug. 2000, Eto et al., pp. 349-350.
A 3V Low Power 0.25um CMOS 100Mb/s Receiver for Fast Ethernet 2000 IEEE International Solid-State Circuits Conference, 2000. Digest of Technical Papers, ISSCC. Feb. 7-9, 2000 pp. 308-309, 467, Shoael et al.
A 3-V, 22-mV Multibit Current-Mode DAC with 100 dB Dynamic Range IEEE Journal of Solid-State Circuits, vol. 31, Issue 12, Dec. 1996, Hamasaki et al., pp. 1888-1894.
A 900-MHz Local Oscillator using a DLL-based Frequency Multiplier Technique for PCS Applications; Geroge Chien and Paul R. Gray, University of California, Berkeley, CA; 3 pages, No date available.
A BiCMOS Double-Low-IF Receiver for GSM Proceedings of the IEEE 1997 Custom Integrated Circuits Conference, May 5-8, 1997, Banu et al., pp. 521-524.
A CMOS Channel-Select Filter for a Direct-Conversion Wireless Receiver IEEE 1996 Symposium on VLSI Circuits, Digest of Technical Papers, Jun. 13-15, 1996, Chang et al., pp. 62-63.
A CMOS Mixed-Signal 100Mb/s Receive Architecture for Fast Ethernet, Proceedings of the IEEE Custom Integrated Circuits, May 16-19, 1999 pp. 253-256, Shoval et al.
A CMOS Oversampling D/A Converter with a Current-Mode Semidigital Reconstruction Filter IEEE Journal of Solid-State Circuits, vol. 28, Issue 12, Dec. 1993, Su et al., pp. 1224-1233.
A CMOS Serial Link for Fully Duplexed Data Communication IEEE Journal of Solid-State Circuits, vol. 30, Issue 4, Apr. 1995, Lee et al.
A CMOS Steering-Current Multiplying Digital-to-Analog Converter Analog Integrated Circuits and Signal Processing; Kluwer Academic Publishers; 1995, Henriques et al., pp. 145-155.
A CMOS Transceiver Analog Front-End for Gigabit Ethernet over Cat-5 Cables 2001 IEEE International Solid-State Circuits Conference, Digest of Technical Papers, ISSCC. Feb. 5-7, 2001, Roo et al.
A CMOS Transceiver for 10/Mb/s and 100-Mb/s Ethernet; Jaems, Everitt, James F. Parker, Paul Hurst, Dave Nack, and Kishan Rao Konda; IEEE Journal of Solid-State Circuits, vol. 33, No. 12, Dec. 1998; 9 pages.
A Constant Slew Rate Ethernet Line Driver IEEE Journal of Solid-State Circuits, vol. 36, Issue 5, May 2001 pp. 854-858, Nack et al.
A DSP Receiver for 1000 Base-T PHY 2001 IEEE International Solid-State Circuits Conference, Digest of Technical Papers, Feb. 5-7, 2001 pp. 308-309, 458, He et al.
A Dynamic Line-Termination Circuit for Multireceiver Nets IEEE Journal of Solid-State Circuits, vol. 28, No. 12, Dec. 1993, Dolle, pp. 1370-1373.
A Fully Integrated Low-Noise 1-GHz Frequency Synthesizer Design for Mobile Communication Application IEEE Journal of Solid-State Circuits, vol. 32, Issue 5, May 1997, Lee et al., pp. 760-765.
A Gigabit Transceiver Chip Set for UTP CA-6 Cables in Digital CMOS Technology 2000 IEEE International Solid-State Circuits Conference, Digest of Technical Papers. ISSCC. Feb. 7-9, 2000, Azadet et al.
A high-performance CMOS 70-MHz palette/DAC IEEE Journal of Solid-State Circuits, vol. 6, Dec. 1987, Letham et al., pp. 1041-1047.
A low glitch 10-bit 75 MHz CMOS video D/A converter IEEE Journal of Solid-State Circuits, vol. 30, Issue 1, Jan. 1995, Wu et al., pp. 68-72.
A Low-Noise 1.6-GHz CMOS PLL with On-Chip Loop Filter 1997 Proceedings of the IEEE Custom Integrated Circuits Conference,., May 5-8, 1997 pp. 407-410, Parker et al.
A Low-Noise RF Voltage-Controlled Oscillator Using On-Chip High-Q Three-Dimension Coil Inductor and Micromachined Variable Capacitor Solid-State Sensor & Actuator Workshop, Hilton Head, S.C. Jun. 1998, Young et al., pp. 128-131.
A Low-Noise, 900-GHz VCO in 0.6um CMOS IEEE Journal of Solid-State Circuits, vol. 34, Issue 5, May 1999, Park et al., pp. 586-591.
A Micromachined Variable Capacitor for Monolithic Low-Noise VCOS Transducers Research Foundation Solid-State Sensor & Actuator Workshop, Hilton Head, S.C. Jun. 1996, Young et al., pp. 86-89.
A Mixed Signal 120M PRML Solution for DVD Systems A Mixed-Signal 120 MSample/s PRML Solution for DVD systems; 1999 IEEE International Solid-State Circuits Conference, 1999 ISSCC Digest of Technical Papers, Feb. 15-17, 1999 pp. 38-39, Baird et al.
A Mixed Signal DFE/FFE Receiver for 100Base-TX Applications 2000 IEEE International Solid-State Circuits Conference, 2000 ISSCC Digest of Technical Papers, Feb. 7-9, 2000 pp. 310-311, Kelly et al.
A Monolithic 2.3-Gb/s 100-mW Clock and Data Recovery Circuit in Silicon Bipolar Technology IEEE Journal of Solid-State Circuits, vol. 28, Issue 12, Dec. 1993, Soyuer et al., pp. 1310-1313.
A Monolithic 480 Mb/s Parallel AGC/Decision/Clock-Recovery Circuit in 1.2-mW CMOS IEEE Journal of Solid-State Circuits, vol. 28, Issue 12, Dec. 1993, Hu et al., pp. 1314-1320.
A New Approach for the Fabrication of Micromechanical Structures © 1989 Elsevier Sequoia, Sensors and Actuators 19 (1989) 289-307, Dec. 1998, Parameswaran et al., pp. 289-307.
A precision Baseline Offset and Drift Corrector for Low-Frequency Applications, IEEE Transactions on Instrumentation and Measurement, vol. IM-34, No. 3, Sep. 1985, Bartolaccini, pp. 405-412.
A Self-Terminating Low-Voltage Swing CMOS Output Driver IEEE Journal of Solid-State Circuits, vol. 23 No. 2 Apr. 1988, Knight, Jr. et al., pp. 457-464.
A Single-Chip CMOS Direct-Conversion Transceiver for 900MHz Spread-Spectrum Digital Cordless Phones 1999 IEEE International Solid-State Circuits Conference, 1999 ISSCC Digest of Technical Papers,Feb. 15-17, 1999 pp. 228 and appendix, Cho et al., 10 pages.
A Single-Chip CMOS Direct—Conversion Transceiver for 900MHz Spread-Spectrum Digital Cordless Phones 1999 IEEE International Solid-State Circuits Conference, 1999 ISSCC Digest of Technical Papers,Feb. 15-17, 1999 pp. 228 and appendix, Cho et al., 10 pages.
A Third Method of Generation and Detection of Single-Sideband Signals 1956 Proceedings of the IRE vol. 44 No. 12 pp. 1703-1705, Institute of Radio Engineers, Dec. 1956, Weaver, Jr.
A Two Chip 1.5 GBs Serial Link Interface IEEE Journal of Solid-State Circuits, vol. 27, Issue 12, Dec. 1992 pp. 1805-1811, Walker et al.
Active Output Impedance for ADSL Line Drivers Texas Instrument Application Report SLOA100; Nov. 2002, Stephens.
Adaptive Impedance Matching 1994 IEEE International Symposium on Circuits and Systems, ISCAS '94., vol. 2, May 30-Jun. 2, 1994 pp. 69-72, Munshi et al.
ADSL Line Drive/Receiver Design Guide, Part 1 Linear Technology Magazine; Feb. 2000, pp. 26-31, Regan.
An 80-MHz 8-bit CMOS D/A converter IEEE Journal of Solid-State Circuits, vol. 21, Issue 6, Dec. 1986, Miki et al., pp. 983-988.
An 8-bit 2-ns Monolithic DAC IEEE Journal of Solid-State Circuits, vol. 23, Issue 1, Feb. 1988 pp. 142-146, Tsutomu Kamoto.
An Adaptive Cable Equalizer for Serial Digital Rates to 400Mb/s 1996 IEEE International Solid-State Circuits Conference, 43rd ISSCC Digest of Technical Papers, Feb. 8-10, 1996 pp. 174-175, 439, Baker.
An ADSL Integrated Active Hybrid Circuit, slide presentation no date given, Texas Instrument, Hellums et al.
An All Analog Multiphase Delay Locked Loop Using a Replica Delay Line for Wide Range Operation and Low-Jitter Performance IEEE Journal of Solid-State Circuits, vol. 35, Issue 3, Mar. 2000, Moon et al., pp. 377-384.
An Intergratable 1-2.5Gbps Low Jitter CMOS Transceiver with Built in Self Test Capability 1999 IEEE Symposium on VLSI Circuits, Digest of Technical Papers, Jun. 17-19, 1999 pp. 45-46, Yee et al.
Analysis and Design of Analog Integrated Circuits, Fourth Edition; 1977; 7 pages.
Analysis and Optimatization of Monolithic Inductors and Transformers for RF Ics Proceedings of the IEEE 1997 Custom Integrated Circuits Conference, May 5-8 1997, Niknejad et al., pp. 375-378.
Analysis of Timing Jitter in CMOS Ring Oscillators 1994 IEEE International Symposium on Circuits and Systems, ISCAS '94., vol. 4, May 30-Jun. 2, 1994 pp. 27-30 vol. 4, Weigandt et al.
Analysis, Design, and Optimization of Spiral Inductors and Transformers for Si RF IC's IEEE Journal of Solid-State Circuits, vol. 33, Issue 10, Oct. 1998, Niknejad et al., pp. 1470-1481.
Charge-Pump Phase-Lock Loops IEEE Transactions on Communications, vol. 28, Issue 11, Nov. 1980, Gardner, pp. 1849-1858.
Codec for Echo-Canceling, Full-Rate ADSL Modems IEEE Journal of Solid-State Circuits, vol. 34, Issue 12, Dec. 1999 pp. 1973-1985, Hester et al.
Combining Echo Cancellation and Decision Feedback Equalization; K. H. Mueller, American Telephone and Telegraph Company, The Bell System Technical Journal, vol. 58, No. 2, Feb. 1979; 11 pages.
Dehng, et al., A Fast-Lock Mixed-Mode DLL Using a 2-b SAR Algorithm IEEE Journal of Solid-State Circuits, vol. 36, Issue 10, Oct. 2001 pp. 1464-1471.
Dehng, et al., Clock-Deskaw Buffer Using a SAR-Controlled Delay-Locked Loop IEEE Journal of Solid-State Circuits, vol. 35, Issue 8, Aug. 2000 pp. 1128-1136.
Delay Based Monolithic CMOS Frequency Synthesizer for Portable Wireless Applications May 1998, slide presentation; unknown source, unknown location, Chien.
Design of a 10-bit 100 MSamples/s BiCMOS D/A Converter Design of a 10-bit 100 MSamples/s BiCMOS D/A Converter; Jorgensen, I.Harald.Holger et al..; IEEE Proceedings of the 38th Midwest Symposium on Circuits and Systems, vol. 2, Aug. 13-16, 1995, pp. 730-733.
Digital Generation of Low-Frequency Sine Waves IEEE Transactions on Instrumentation and Measurement, vol. 18, Issue 2, Jun. 1969 pp. 97-105, Davies.
Digital Logic and Computer Design © Prentice-Hall 1979, pp. 1-612, Mano.
Digital Systems Engineering (Cover and pp. 390-391) Cambridge University Press, no date, Dally et al.
Digital-to-Analog Converter having Common-mode Isolation and Differential Output IBM Journal of Research & Development, Jan. 1973, pp. 55-60, Hellwarth et al.
Doppler Estimation Using a Coherent Ultrawide-Band Random Noise Radar IEEE Transactions on Antennas and Propagation, vol. 48, Issue 6, Jun. 2000 pp. 868-878, Narayanan et al.
DP83220 CDLTM Twisted Pair FDDI Transceiver Device National Semiconductor Inc. Advance Product Information, Oct. 1992.
Dual Mode Transmitter with Adaptively Controlled Slew Rate and Impedance Supporting Wide Range Data Rates 14th Annual IEEE International ASIC/SOC Conference, Sep. 12-15, 2001 pp. 321-324, Song.
Dunning, Jim, "An All-Digital Phase-Locked Loop with 50-Cycle Lock Time Suitable for High-Performance Microprocessors," IEEE Journal of Solid-State Circuits, vol. 30, No. 4, Apr. 1995.
Everitt et al; "A 10/100Mb/s CMOS Ethernet Transceiver for 10BaseT, 10BaseTX and 100BaseFX", 1998 IEEE International Solid-State Circuits Conference,. Digest of Technical Papers. 45th ISSCC.
Experimental Results and Modeling Techniques for Substrate Noise in Mixed-Signal Integrated Circuits IEEE Journal of Solid-State Circuits, vol. 28, Issue 4, Apr. 1993, Su et al., pp. 420-430.
FA 18.5: A Delay Line Loop for Frequency Synthesis of De-Skewed Clock 1994 IEEE International Solid-State Circuits Conference, 1994. Digest of Technical Papers. 41st ISSCC., Feb. 16-18, 1994 pp. 298-299, Waizman.
FA 7.2: The Future of CMOS Wireless Transceivers 1997 IEEE International Solid-State Circuits Conference, 1997. Digest of Technical Papers, Feb. 1997, Abidi et al., pp. 118-119; 440.
Farjad-rad, et al., 4.5 A 0.2-2GHz 12mW Multiplying DLL for Low-Jitter Clock Synthesis in Highly Integrated Data Communication Chip 2002 IEEE International Solid-State Circuits Conference.
Fibre Distributed Data Interface (FDDI)—Token Medium Dependent (TP-PMD) American National Standard for Information Technology—ANSI® X3.263-1995, Sep. 1995, American National Standard.
FP 12.1: NRZ Timing Recovery Technique for Band-Limited Channels Digest of Technical Papers. 43rd ISSCC., 1996 IEEE International Solid-State Circuits Conference, Feb. 8-10, 1996 pp. 194-195, 443, Song et al.
FP 14.7: A Fully Integrated 2.7V 0.35um CMOS VCO for 5GHz Wireless Applications Design for Mobile Digest of Technical Papers. 45th ISSCC 1998 IEEE International Solid-State Circuits Conference, pp. 226-227, Feb. 1998, Kinget.
Future Directions in Silicon ICs for RF Personal Communications Proceedings of the IEEE 1995 Custom Integrated Circuits Conference, May 1-4, 1995, Gray et al., pp. 83-90.
Garlepp, et al., A Portable Digital DLL Architecture for CMOS Interface Circuits 1988 IEEE Symposium on VLSI Circuits, Jun. 11-13, 1998 pp. 214-215.
Garlepp, et al., A Portable Digital DLL for High-Speed CMOS Interface Circuits IEEE Journal of Solid-State Circuits, vol. 34, Issue 5, May 1999 pp. 632-644.
Gigabit Ethernet 1000BASE-T; Gigabit Ethernet Over 4-Pair 100 OHM Category 5 Cabling; Gigabit Ethernet Alliance; 1997; 15 pages.
Gigabit Ethernet PHY Chip Sets LAN Speed Record For CopperStory; Lee Goldberg; 1998; 6 pages.
Gotoh, et al., All-Digital Multi-Phase Delay Locked Loop for Internal Timing Generation in Embedded and/or High-Speed DRAMS 1997 Symposium on VLSI Circuits, Jun. 12-14, 1997 pp. 107-108.
Gray et al; "Analysis and Design of Analog Integrated Circuits", pp. 270 and 274. 3rd Edition © 1993 John Wiley & Sons, Inc.
H4000 Digital Ethernet Transceiver Technical Manual, Distributed Systems, Chapter 3, pp. 3-1 to 3-11, copyright 1982 by Digital Equipment Corporation.
HC-5509B ITU CO/Loop Carrier SLIC Product Info Sheet, Aug. 2003, Intersil.
High Performance Electrical Signaling Proceedings. Fifth International Conference on Massively Parallel Processing, Jun. 15-17, 1998 pp. 11-16. Dally et al.
High Speed Modem Solutions, Info Card 20, Linear Technology; 6 pages Author Anonymous, No date available.
High-Speed Electrical Signaling: Overview and Limitations IEEE Micro, Jan./Feb. 1998, Horowitz et al., Dec. 24, 1998.
IEEE Standard 802.3: Part 3 Carrier Sense Multiple Access with Collision Detection (CSMA/CD) Access Method and Physical Detection, Mar. 2002, pp. 1-378.
IEEE Standards 802.3ab-2002, "Part 3: Carrier sense multiple access with collision detection (CSMA/CD) access method and physical layer specifications" pp. 147-249.
Integrated Analog-to-Digital and Digital-to-Analog Converters—Chapter 6 Kluwer Academic Publishers © 1994, Van de Plassche, pp. 211-271.
Integrated Circuits for Data Transmission Over Twisted-Pair Channels; David A. Johns and Daniel Essig; IEEE Journal of Solid-State Circuits, vol. 32, No. 3, Mar. 1997; 9 pages.
ISSCC '99 Short Course Information, Fast Local Area Networks, 3 pages, Author Anonymous, No date available.
Johnson, et al., THAM 11.2: A Variable Delay Line Phase Locked Loop for CPU-Coprocessor Synchronization 1988 IEEE International Solid-State Circuits Conference, Feb. 17-19, 1988.
Kim, et al., A Low-Power Small-Area 7.28-ps-Jitter 1-GHz DLL-Based Clock Generator IEEE Journal of Solid-State Circuits, vol. 37, Issue 11, Nov. 2002 pp. 1414-1420.
Large Suspended Inductors on Silicon and Their Use in a 1-micrometer CMOS RF Amplifier IEEE Electron Device Letters, vol. 14, Issue 5, May 1993, Chang et al., pp. 246-248.
Lin, et al., A Register-Controller Symmetrical DLL for Double-Data-Rate DRAM IEEE Journal of Solid-State Circuits, vol. 34, Issue 4, Apr. 1999 pp. 565-568.
Linear Technology High Speed Modem Solutions Info Card.
Linear Technology, LT1355/LT1356, Dual and Quad 12MHz, 400V/us Op Amps, Linear Technology Corporation, pp. 1-16.
Linear Technology, LT1358/LT1359, Dual and Quad 25MHz, 600V/us Op Amps, Linear Technology Corporation, pp. 1-12.
Linear Technology, LT1361/LT1362, Dual and Quad 50MHz, 800V/us Op Amps, Linear Technology Corporation, pp. 1-12.
Linear Technology, LT1364/LT1365, Dual and Quad 70MHz, 1000V/us Op Amps, Linear Technology Corporation, pp. 1-12.
Linear Technology, LT1813/LT1814, Dual and Quad 3mA, 100MHz, 750V/us Operational Amplifiers, Linear Technology Corporation, pp. 1-16.
Low-Jitter Process-Independent DLL and PLL Based on Self-Blased Techniques IEEE Journal of Solid-State Circuits, vol. 31, Issue 11, Nov. 1996, Maneatis, pp. 1723-1732.
Low-Noise Local Oscillator Design Techniques using a DLL-based Frequency Multiplier for Wireless Application; George Chien; 2000; 190 pages.
Low-Power Equalizer Architectures for High-Speed Modems IEEE Communications Magazine, Oct. 1998 pp. 118-126, Azadet.
Micro-Electronic Circuits 3rd Ed.; Saunders College Publishing © 1991, Sedra et al., pp. 48-115.
Micro-Electronic Circuits 3rd Ed.; Saunders College Publishing, 1991, Sedra et al., pp. 62-63; 86-92; 95-97;243-247.
Microelectronic Circuits, Third Edition, Adel S. Sedra and Kenneth C. Smith, Saunders College, Publishing, 1991, 70 pages.
Micro-Electronic Circuits; Adel S. Sedra; 1982; 9 pages.
Mismatch Shaping for a Current-Mode Multibit Delta-Sigma DAC IEEE Journal of Solid-State Circuits, vol. 34, Issue 3, Mar. 1999, Shui et al., pp. 331-338.
Modeling and Analysis of Substrate Coupling in Integrated Circuits IEEE Journal of Solid-State Circuits, vol. 31, Issue 3, Mar. 1996, Gharpurey et al., pp. 344-353.
Modeling of CMOS Digital-to-Analog Converters for Telecommunication IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, vol. 46, Issue 5, May 1999, Wikner et al., pp. 489-499.
Monolithic CMOS Frequency Synthesizer for Cellular Applications; George Chien and Prof. Paul R. Gray, University of California, Berkeley, CA; 9 pages, No date available.
Monolithic High-Performance Three-Dimensional Coil Inductors for Wireless Communications Technical Digest, International Electron Devices Meeting, 1997. Dec. 7-10, 1997 pp. 67-70, Young et al.
MTD214—EthernetEncoder/Decoder and 10BaseT Transceiver with Built-in Waveform Shaper, 1997, Myson Technology, Jan. 11.
MTD972 (Preliminary) 100BaseTX PCS/PMA, 1997, Myson Technology, Jan. 21.
Multifrequency Zero-Jitter Delay-Locked Loop IEEE Journal of Solid-State Circuits, vol. 29, Issue 1, Jan. 1994, Efendovich et al., pp. 67-70.
Numerically Stable Green Function for Modeling and Analysis of Substrate Coupling in Integrated Circuits IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 17, Issue 4, Apr. 1998, Niknejad et al., pp. 305-315.
On-Chip Terminating Registers for High Speed ECL-CMOS Interfaces Proceedings of Fifth Annual International IEEE ASIC Conference and Exhibit, Sep. 21-25, 1992, Gabara, pp. 292-295.
Phase Noise in Multi-Gigahertz CMOS Ring Oscillators Proceedings of the IEEE 1998 Custom Integrated Circuits Conference, May 11-14, 1998 pp. 49-52, Hajimiri et al., pp. 49-52.
PLL/DLL System Noise Analysis for Low Jitter Clock Synthesizer Design 1994 IEEE International Symposium on Circuits and Systems, ISCAS '94., vol. 4, May 30-Jun. 2, 1994, Kim et al., pp. 31-34.
Principles of Data Conversion System Design © 1995 AT&T, IEEE Press, Willey Interscience, Razavi.
Progress in High-Speed and High-Resolution CMOS Data Converters 1995 20th International Conference on Microelectronics, 1995. Proceedings., vol. 1, Sep. 1995, Liberali et al., pp. 19-28.
Pulse, Digital, and Switching Waveforms © 1965 Mc Graw-Hill, Millman et al., pp. 674-675.
Recent Developments in High Integration Multi-Standard CMOS Transceivers for Personal Communication Systems 1998 International Symposium on Low Power Electronics and Design, Aug. 10-12, 1998 pp. 149-154, © 1998 ACM, Rudell et al., pp. 149-154.
SA 18.3: A 1.9GHz Wide-Band IF Double Conversion CMOS Integrated Receiver for Cordless Telephone Applications 1997 IEEE International Solid-State Circuits Conference, Feb. 6-8, 1997, Rudell et al., pp. 304-305, 476.
Sedra et al. "Operational Amplifiers," Chapter 2 Section §2.4 In Microelectronic Circuits. Third Edition, 1991, pp. 61-63. *
Short Course: Local Area Networks, Feb. 1998, Rao; Kenney.
Si IC-Compatible Inductors and LC Passive Filters IEEE Journal of Solid-State Circuits, vol. 25, Issue 4, Aug. 1990, Nguyen et al., pp. 1028-1031.
Song et al; "FP 12.1: NRZ Timing Recovery Technique for Band-Limited Channels" (Slide Supplement), 1996 IEEE International Solid-State Circuits Conference, Digest of Technical Papers. 43rd ISSCC.
Sonntag, et al., FAM: 11.5: A Monolithic CMOS 10MHz DPLL for Burse-Mode 1990 IEEE International Solid-State Circuits Conference, Feb. 1990 pp. 194-195, 294.
SP 21.2 : A 1.9GHz Single-Chip IF Transceiver for Digital Cordless Phones 1996 IEEE International Solid-State Circuits Conference, Feb. 8-10, 1996 pp. 342-343, 470, Sato et al.
SP 23.6: A 1.8GHz CMOS Voltage-Controlled Oscillator 1997 IEEE International Solid-State Circuits Conference, Feb. 6-8, 1997, Razavi, pp. 388-389.
SP 23.7: A Balanced 1.5GHz Voltage Controlled Oscillator 1997 IEEE International Solid-State Circuits Conference, Feb. 6-8, 1997, Dauphinee et al., pp. 390-391, 491.
SP 23.8: Silicon Bipolar VCO Family for 1.1 to 2.2 GHz with Fully-Integrated Tank and Tuning Circuits 1997 IEEE International Solid-State Circuits Conference, Feb. 1997, Jansen et al., pp. 392-393, 492.
SP 24.6: A 900MHz CMOS LC-Oscillator with Quadrature Outputs 1996 IEEE International Solid-State Circuits Conference, Digest of Technical Papers. 43rd ISSCC., Feb. 8-10, 1996 pp. 392-393, Rofougaran et al.
Stonick et al; An Adaptive PAM-4 5-Gb/s Backplane Transceiver in 0.25-um CMOS; IEEE Journal of Solid-State Circuits, vol. 38, No. 3, Mar. 2003; pp. 436-443.
TA 8.7: A 2.7V GSM Transceiver ICs with On-Chip Filtering 1995 IEEE International Solid-State Circuits Conference, Digest of Technical Papers. 42nd ISSCC, Feb. 15-17, 1995 pp. 148-149, Marshall et al.
Techdictionary.com definition of decoder, Link:http://www.teghdictionary.com.
The Authoritative Dictionary of IEEE Standards Terms 7 Edition, p. 280.
The Electrical Engineering Handbook, Chapter 31, "D/A and A/D Converters", Richard C. Dorf, editor, CRC Press, 1993.
The HC-5502X14X Telephone Subscriber Line InterfaceCircuits (SLIC) Intersll Application Note AN 549.1, Jan. 1997, Philips.
TP 11.1: Direct-Conversion Radio Transceivers for Digital Communications 1995 IEEE International Solid-State Circuits Conference, Digest of Technical Papers. Feb. 15-17, 1995 pp. 186-187, 363-364, Abidi.
TP 12.5 A 1.4GHZ Differential Low-Noise CMDS Frequency Synthesizer using a Wideband PLL Architecture IEEE International Solid-State Circuits Conference, Digest of Technical Papers. Feb. 2000 pp. 204-205, 458, Lin et al.
TP 13.5 A Single-Chip CMOS Direct-Conversion Transceiver for 900MHz Spread-Spectrum Digital Cordless Phones 1999 IEEE International Solid-State Circuits Conference, Digest of Technical Papers. Feb. 1999, Cho et al., pp. 228-229.
TP 9.2: A 900MHz Transceiver Chip Set for Dual-Mode Cellular Radio Mobile Terminals with an Integrated LC Resonator 1993 IEEE International Solid-State Circuits Conference, 1993, Koullias et al., pp. 140-141, 278.
U.S. Appl. No. 09/737,743, filed Dec. 2000, Sutardja.
U.S. Appl. No. 09/920,240, filed Aug. 2001, Roo et al.
U.S. Appl. No. 09/920,241, filed Aug. 2001, Roo.
U.S. Appl. No. 60/106,265, filed Oct. 1998, Chan.
U.S. Appl. No. 60/107,105, filed Nov. 1998, Chan.
U.S. Appl. No. 60/107,702, filed Nov. 1998, Chan.
U.S. Appl. No. 60/108,001, filed Nov. 1998, Chan.
Uda, et al., "125Mbit/s Fiber Optic Transmitter/Receiver with Duplex Connector", Fiber Optic Communications Development Div., NEC Corporation, NEC Engineering, Ltd. and Trans.
University of Pennsylvania CSE Digital Logic Lab re decorders. Link:http://www.cse.dmu.ac.uk/sexton/WWWPages/cs2.html.
WA 18.7—A Combined 10/125Mbaud Twisted-PairLine Driver withProgrammablePerformance/Power Features 2000 IEEE International Solid-State Circuits Conference, Feb. 7-9, 2000, Shoval et al., pp. 314-315.
WP 23.6 A 2.6GHz/5.2GHz CMOS Voltage-Controlled Oscillator 1999 IEEE International Solid-State Circuits Conference, Feb. 15-17, 1999, Lam et al., pp. 402-403, 484.
WP 23.7 A 6.5GHz Monolithic CMOS Voltage-Controlled Oscillator 1999 IEEE International Solid-State Circuits Conference, Feb. 1999, Liu et al., pp. 404-405, 484.
WP 23.8 A 9.8GHz Back-Gate Tuned VCD in 0.35um 1999 IEEE International Solid-State Circuits Conference, 1999, Wang et al., pp. 406-407, 484.
Yamaguchi, et al., "400Mbit/s Submarine Optical Repeater Using Integrated Circuits," Fijitsu Laboratories Ltd. and English Language Translation.

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8880017B1 (en) 2000-07-31 2014-11-04 Marvell International Ltd. Active resistive summer for a transformer hybrid
US20130294294A1 (en) * 2012-05-07 2013-11-07 Broadcom Corporation Power-efficient driver architecture
US9252833B2 (en) * 2012-05-07 2016-02-02 Broadcom Corporation Power efficient driver architecture
US20160359492A1 (en) * 2015-06-03 2016-12-08 Marvell World Trade Ltd. Delay locked loop
US9917590B2 (en) * 2015-06-03 2018-03-13 Marvell World Trade Ltd. Delay locked loop

Similar Documents

Publication Publication Date Title
US5596285A (en) Impedance adaptation process and device for a transmitter and/or receiver, integrated circuit and transmission system
US6448815B1 (en) Low voltage differential receiver/transmitter and calibration method thereof
US7884648B2 (en) Pseudo-differential interfacing device having a switching circuit
US6473019B1 (en) Low capacitance, low kickback noise input stage of a multi-level quantizer with dithering and multi-threshold generation for a multi-bit sigma-delta modulator
US6542015B2 (en) Duty cycle correction circuit and apparatus and method employing same
US6087847A (en) Impedance control circuit
US5594383A (en) Analog filter circuit and semiconductor integrated circuit device using the same
US7072415B2 (en) Method and apparatus for generating multi-level reference voltage in systems using equalization or crosstalk cancellation
US6995627B2 (en) Transmitter equalization method and apparatus
US6772351B1 (en) Method and apparatus for calibrating a multi-level current mode driver
US5379040A (en) Digital-to-analog converter
US6977534B2 (en) Low voltage differential signaling [LVDS] driver with pre-emphasis
US20020122503A1 (en) Digital signal processing based de-serializer
US7088166B1 (en) LVDS input circuit with extended common mode range
US6292014B1 (en) Output buffer circuit for transmitting digital signals over a transmission line with preemphase
US5651029A (en) Apparatus for transmitting an output with predetermined frequency response to an unshielded twisted-pair media and waveform shaping circuit and method employed therein
US6768443B2 (en) Switch capacitor circuit and applications thereof
US6373908B2 (en) Adaptive electronic transmission signal cancellation apparatus for full duplex communication
US6545622B1 (en) Low power analog equalizer with current mode digital to analog converter
US6369605B1 (en) Self-terminated driver to prevent signal reflections of transmissions between electronic devices
US6031473A (en) Digital communications using serialized delay line
US5235617A (en) Transmission media driving system
US6255974B1 (en) Programmable dynamic range sigma delta A/D converter
US5955911A (en) On-chip differential resistance technique with noise immunity and symmetric resistance
US6924660B2 (en) Calibration methods and circuits for optimized on-die termination

Legal Events

Date Code Title Description
FPAY Fee payment

Year of fee payment: 8

FPAY Fee payment

Year of fee payment: 12