USRE35294E - Polysilicon encapsulated localized oxidation of silicon - Google Patents

Polysilicon encapsulated localized oxidation of silicon Download PDF

Info

Publication number
USRE35294E
USRE35294E US08/245,131 US24513194A USRE35294E US RE35294 E USRE35294 E US RE35294E US 24513194 A US24513194 A US 24513194A US RE35294 E USRE35294 E US RE35294E
Authority
US
United States
Prior art keywords
layer
oxide
substrate
oxidizable
forming
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
US08/245,131
Inventor
Barbara Vasquez
Michael P. Masquelier
Scott S. Roth
Wayne J. Ray
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NXP USA Inc
Original Assignee
Motorola Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Motorola Inc filed Critical Motorola Inc
Priority to US08/245,131 priority Critical patent/USRE35294E/en
Assigned to MOTOROLA, INC. reassignment MOTOROLA, INC. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: RAY, WAYNE J., ROTH, SCOTT S., MASQUELIER, MICHAEL P., VASQUEZ, BARBARA
Application granted granted Critical
Publication of USRE35294E publication Critical patent/USRE35294E/en
Assigned to FREESCALE SEMICONDUCTOR, INC. reassignment FREESCALE SEMICONDUCTOR, INC. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: MOTOROLA, INC.
Assigned to CITIBANK, N.A. AS COLLATERAL AGENT reassignment CITIBANK, N.A. AS COLLATERAL AGENT SECURITY AGREEMENT Assignors: FREESCALE ACQUISITION CORPORATION, FREESCALE ACQUISITION HOLDINGS CORP., FREESCALE HOLDINGS (BERMUDA) III, LTD., FREESCALE SEMICONDUCTOR, INC.
Assigned to CITIBANK, N.A., AS COLLATERAL AGENT reassignment CITIBANK, N.A., AS COLLATERAL AGENT SECURITY AGREEMENT Assignors: FREESCALE SEMICONDUCTOR, INC.
Anticipated expiration legal-status Critical
Assigned to FREESCALE SEMICONDUCTOR, INC. reassignment FREESCALE SEMICONDUCTOR, INC. PATENT RELEASE Assignors: CITIBANK, N.A., AS COLLATERAL AGENT
Assigned to FREESCALE SEMICONDUCTOR, INC. reassignment FREESCALE SEMICONDUCTOR, INC. PATENT RELEASE Assignors: CITIBANK, N.A., AS COLLATERAL AGENT
Assigned to FREESCALE SEMICONDUCTOR, INC. reassignment FREESCALE SEMICONDUCTOR, INC. PATENT RELEASE Assignors: CITIBANK, N.A., AS COLLATERAL AGENT
Expired - Lifetime legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/76—Making of isolation regions between components
    • H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
    • H01L21/76202—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using a local oxidation of silicon, e.g. LOCOS, SWAMI, SILO
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H01L21/32—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers using masks
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S148/00—Metal treatment
    • Y10S148/117—Oxidation, selective

Definitions

  • This invention relates, in general, to semiconductor structures, and more particularly, to a method of manufacturing isolation structures in semiconductor integrated circuits.
  • LOCOS localized oxidation of silicon
  • a nitride mask is used to prevent oxidation of the active area.
  • a pad oxide layer is formed under the nitride mask to relieve stress.
  • the amount of encroachment is thought to be related to the pad oxide thickness near the edge of the nitride mask.
  • the oxidation under the nitride mask occurs when oxygen diffuses through the pad oxide layer and reacts with the silicon underlying it.
  • a method of minimizing the lateral encroachment entails reducing the thickness of the pad oxide layer in order to reduce the cross-sectional area available for oxygen diffusion. This vertical scaling is limited by the stress of nitride. As a general rule, the ratio of oxide to nitride thicknesses is maintained at greater than or equal to 1/3. If the nitride is thinned, for the same pad oxide thickness, lateral encroachment also increases.
  • One approach to reduce the pad oxide thickness without reducing the nitride thickness requires a polysilicon layer to be formed between the nitride layer and the pad oxide in order to relieve the compressive stress in the substrate brought about by reducing the pad oxide thickness. Although a slight reduction of oxide encroachment is achieved, the process is difficult to control and requires an additional step to remove both the nitride and the polysilicon following the oxidation process.
  • Another object of the present invention is to provide an improved LOCOS process having minimized lateral encroachment.
  • Yet another object of the present invention is to provide an improved LOCOS process with a reduced defect density.
  • an encapsulated oxidation resistant layer overlying a thin buffer layer to form an isolation oxide.
  • the oxidation resistant layer and the buffer layer is encapsulated by a conformally deposited oxidizable material.
  • the buffer layer is preferably slightly undercut so that the oxidizable material is deposited underneath the oxidation resistant layer.
  • the oxidizable material reduces the formation of lateral encroachment because the diffusion of oxygen through the buffer layer at the edges of the oxidation resistant layer is prevented.
  • the use of high pressure, rather than atmospheric pressure, provides for a defect-free LOCOS oxide.
  • any native oxide formed under the conformal oxidizable material is minimized.
  • the first way entails utilizing a ramped deposition process to deposit the oxidizable material.
  • a second way entails annealing the substrate after the oxidizable layer is formed to break up any native oxide present on the silicon surface.
  • any oxide which can act as a pipe or channel for oxygen diffusion at the edges of the oxidation resistant layer is removed. Therefore, almost no lateral encroachment is exhibited in this structure.
  • a layer of silicon dioxide is intentionally grown, prior to depositing the oxidizable layer. In this manner, a predetermined amount of lateral oxide encroachment can be obtained.
  • FIGS. 1-7 illustrate enlarged, cross-sectional views of an embodiment of the present invention in various stages of fabrication
  • FIGS. 8 and 9 illustrate enlarged, cross-sectional views of a second embodiment of the present invention in various stages of fabrication.
  • FIGS. 1-7 illustrate enlarged, cross-sectional views of a first embodiment of the present invention during various stages of fabrication.
  • FIG. 1 illustrates a portion 15 of a silicon substrate 20 having a buffer layer 22 formed thereon.
  • Buffer layer 22 is preferably formed by thermally oxidizing substrate 20 until a thickness of approximately 10 to 100 nanometers is obtained.
  • buffer layer 22 may be a silicon dioxide formed by chemical vapor deposition.
  • FIG. 2 illustrates the structure of FIG. 1 further along in processing.
  • an oxidation resistant layer 24 is formed on buffer layer 22.
  • oxidation resistant layer 24 is comprised of silicon nitride deposited to a minimum thickness sufficient to prevent the diffusion of oxygen therethrough.
  • the thickness of oxidation resistant layer 24 may be in the range of 100 to 250 nanometers, but preferably about 150 nanometers.
  • oxidation resistant layer 24 can be comprised of an oxynitride composite material deposited by chemical vapor deposition.
  • a masking layer 26 is then applied and patterned over oxidation resistant layer 24 using conventional photolithographic methods. Masking layer 26 overlies regions of substrate 20 which are to be protected from the substrate oxidation used to form isolation regions in substrate 20, which is shown in subsequent drawings.
  • FIG. 3 illustrates the structure of FIG. 2 further along in processing.
  • Oxidation resistant layer 24 is anisotropically etched to form an oxidation mask 28.
  • the anisotropic etch proceeds in the vertical direction faster than in the horizontal direction, thus yielding an oxidation masking structure having straight sidewalls as is illustrated in FIG. 3.
  • the anisotropic etch of the oxidation resistant layer 24 can be non-selective or selective relative to buffer layer 22. With a selective etch, the structure in FIG. 3 results, with all or part of layer 22 remaining.
  • Anisotropic etching may be carried out by plasma or reactive ion etch techniques. A slight over-etch is typically performed, which removes a small portion of buffer layer 22 in areas not protected by masking layer 26.
  • a conventional channel stop implant can be performed at this point in the process.
  • etching may be carried out to remove all of buffer layer 22 in areas not protected by masking layer 26 (not shown). In this case, the anisotropic etch must be selective to underlying substrate 20. Following the completion of the etch and any ion implantation, masking layer 26 is removed.
  • FIG. 4 illustrates the structure of FIG. 3 further along in processing.
  • Buffer layer 22 is etched to form portions 30 and 31 using oxidation mask 28 as an etch mask.
  • An isotropic etch is required, which results in a lateral undercut of buffer layer 22 to form recesses or cavities 32 underlying the periphery of oxidation mask 28.
  • An example of an isotropic etch is a pH-buffered isotropic etch comprising a solution of one part hydrofluoric acid and ten parts ammonium fluoride.
  • unbuffered hydrofluoric acid can be used as an etchant in approximately the same dilution as the buffered etchant with de-ionized water.
  • a dry isotropic etch can be used if sufficiently selective to oxidation resistant layer 24 and substrate 20.
  • FIG. 5 illustrates the structure of FIG. 4 further along in processing.
  • An oxidizable layer 34 is conformally formed on portion 15 to overlay oxidation mask 28 and exposed portions of substrate 20, as well as substantially filling cavities 32.
  • Oxidizable layer 34 is preferably an amorphous silicon layer having a thickness approximately one half the thickness of buffer layer 22 which defines the height of the cavity to be filled.
  • oxidizable layer 34 may be a chemical vapor deposited polysilicon.
  • Amorphous silicon may be preferable because of the lower diffusivity of oxygen in amorphous silicon would result in less lateral encroachment and the resultant field oxide surface would be smoother. However, it may be more convenient to use polysilicon, because it is more widely used in semiconductor manufacturing.
  • oxidizable layer 34 can be a silicon-rich form of silicon oxide obtained, for example, by low pressure chemical vapor deposition of non-stoichiometric silicon dioxide.
  • oxidizable layer 34 can be an epitaxial silicon formed by using the exposed regions of substrate 20 to initiate the epitaxial growth.
  • FIG. 6 illustrates the structure of FIG. 5 further along in processing.
  • a high pressure oxidation is performed to grow a thick isolation oxide 36, as shown in FIG. 6.
  • the interface between isolation oxide 36 and portions 30 and 31 is shown as a dashed line because they are comprised of the same material.
  • High pressure oxidation is carried out at pressures greater than one atmosphere. High pressure oxidation is not commonly used in semiconductor manufacturing due to its high cost.
  • the use of high pressure oxidation, rather than low pressure oxidation resulted in the formation of a very low defect density formed in substrate 20. It was discovered that the use of high pressure oxidation, in conjunction with oxidizable conformal layer 34 reduces the stress in portion 15 of substrate 20, and thus a defect-free isolation oxide having minimal lateral encroachment is formed.
  • the field oxidation process which forms thick isolation oxide 36, consumes oxidizable layer 34, forming a layer of oxidized amorphous silicon or polysilicon 38 overlying oxidation mask 28.
  • the degree of lateral encroachment of isolation oxide 36 under the edge of oxidation mask 28 is minimized as a result of the presence of conformal layer 34.
  • Oxidizable layer 34 reduces the lateral diffusion of oxygen through portions 30 and 31, thus preventing the oxidation of substrate 20 underlying oxidation mask 28.
  • FIG. 7 illustrates the structure of FIG. 6 further along in processing.
  • the isolation process is completed by removing oxidized polysilicon layer 38 and oxidation mask 28 with a wet buffered hydrofluoric acid etch followed by a wet phosphoric acid etch.
  • the reduction of lateral oxide encroachment allows for improved packing density.
  • the removal of remaining portions 30 and 31 of buffer layer 22 which form cavities 32 is not essential to obtain the improved isolation structure of the present invention.
  • the amount of time buffer layer 22 is isotropically etched must be optimized according to specific etch conditions. These etch conditions may vary from manufacturing site to manufacturing site, thus a specific time of isotropic etch will vary. However, it may be desirable to perform the isotropic etch so that the amount of oxidizable layer 34 deposited in cavities 32 is substantially oxidized upon formation of a desirable thickness of isolation oxide 36. In this manner, no unoxidized oxidizable layer 34 is left remaining, which must be removed from substrate 20 after isolation oxide 36 is formed. However, if some unoxidized oxidizable layer 34 is remaining, it may be removed by an etch highly selective to underlying oxidizable layer 34.
  • FIGS. 8 and 9 illustrate a second embodiment of the present invention in various stages of fabrication.
  • FIG. 8 illustrates a portion 50 of a semiconductor substrate 20 processed as the structure shown in FIG. 4. After buffer layer 22 has been etched to form portions 30 and 31, a thin native oxide 55 normally grows on exposed substrate 20. This native oxide 55 was not shown in FIG. 5 for convenience Only. In this embodiment, it is desirable to remove native oxide 55.
  • FIG. 9 illustrates the structure of FIG. 8 further along in processing.
  • the same steps are used to form isolation oxide 56 as the steps described in FIGS. 5 through 7, except that native oxide 55 is kept to a minimum thickness or, more preferably, entirely removed during or after the formation of oxidizable layer 34 shown in FIG. 5.
  • One way of minimizing or preventing the formation of native oxide 55 is to form oxidizable layer using a ramped temperature deposition process. For example, portion 50 is inserted into the deposition chamber at a temperature of approximately 400° C., the temperature is then ramped up and deposition begins at a temperature of approximately 580° to 650° C.
  • a second way of removing or breaking up native oxide 55 is to perform a high temperature anneal after the formation of oxidizable layer 34.
  • This high temperature anneal is typically carried out at temperatures of approximately 1000° to 1150° C., preferably by rapid thermal annealing.
  • the ramped temperature deposition and the subsequent high temperature anneal may also be performed in conjunction with each other.
  • Other processes may be used to minimize the formation of, or remove, native oxide 55 on substrate 20.
  • isolation oxide 56 During the formation of isolation oxide 56, the presence of oxidizable layer 34 delays oxidation of substrate 20 beneath cavities 32, reducing lateral encroachment, however, it is believed that any oxide 55 underneath oxidizable layer 34 acts as a conduit, or pipe, allowing the diffusion of oxygen therethrough, which causes lateral encroachment. Thus, when the thickness of native oxide 55 is minimized or zero, nominal or no lateral encroachment is formed during the formation of isolation oxide 56, as is illustrated in FIG. 9.
  • the use of high pressure oxidation during the formation of isolation oxide 56 is not essential in this embodiment, however, the use of high pressure oxidation will preferably result in the formation of a defect-free isolation oxide 56.
  • layer 55 is either an oxide which is regrown after the native oxide has been removed, or more oxide is grown on the native oxide. It is desirable to obtain a predetermined thickness of oxide 55 in order to engineer, or form a predetermined amount of, the lateral encroachment of isolation oxide 56. Usually reduced lateral encroachment is preferable, however, is it also advantageous to be able to precisely control the mount of lateral encroachment formed.
  • the presence of oxide 55 is also advantageous for removing some unoxidized oxidizable layer 34 (as described with reference to FIG. 7), if some remains after the formation of isolation oxide 56. An etch which is selective to unoxidized oxidizable layer 34 and not oxide layer 55 can be readily used.
  • an improved method for forming an electrical isolation structure has been provided.
  • the use of high pressure oxidation to form the isolation oxide results in reduced stress and less defects formed in the substrate.
  • the removal of a native oxide prior to deposition of the oxidizable layer results in the formation of no lateral encroachment.
  • One advantage of obtaining no lateral encroachment is that the steeper sidewall angles obtained in the isolation oxide are more favorable for reducing parasitic capacitance for semiconductor junctions abutting the isolation oxide.
  • Another obvious advantage is the improved packing density obtained. By improving device packing density, smaller die sizes can be achieved, and thus higher potential yields and lower die costs may be obtained.

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Local Oxidation Of Silicon (AREA)
  • Element Separation (AREA)

Abstract

A reduction in defects and lateral encroachment is obtained by .[.utilizing a high pressure oxidation in conjunction with.]. an oxidizable layer conformally deposited over an oxidation mask. .[.The.]. .Iadd.In one embodiment, the .Iaddend.use of high pressure oxidation provides for the formation of LOCOS oxide without the formation of defects. Any native oxide present on the substrate surface is removed by using a ramped temperature deposition process to form oxidizable layer and/or a high temperature anneal is performed to remove the native oxide at the substrate surface. In this embodiment, any oxide which can act as a pipe for oxygen diffusion is removed. Therefore, nominal or no lateral encroachment is exhibited.
.Iadd.Alternately, lateral encroachment can be controlled by intentionally growing an oxide layer on the substrate surface. .Iaddend.

Description

.Iadd.This is a reissue application of Ser. No. 07/612,174 filed on Nov. 13, 1990, now U.S. Pat. No. 5,175,123. .Iaddend.
BACKGROUND OF THE INVENTION
This invention relates, in general, to semiconductor structures, and more particularly, to a method of manufacturing isolation structures in semiconductor integrated circuits.
Semiconductor devices on integrated circuits must be electrically isolated from each other. The most common isolation technique is by localized oxidation of silicon (LOCOS). A disadvantage of this technique is that the surface area in which the semiconductor devices are to be fabricated, or active area, is reduced by the lateral encroachment of the isolation oxide formed. The problem of lateral encroachment is well known in the art.
In the LOCOS process a nitride mask is used to prevent oxidation of the active area. A pad oxide layer is formed under the nitride mask to relieve stress. The amount of encroachment is thought to be related to the pad oxide thickness near the edge of the nitride mask. The oxidation under the nitride mask occurs when oxygen diffuses through the pad oxide layer and reacts with the silicon underlying it.
A method of minimizing the lateral encroachment entails reducing the thickness of the pad oxide layer in order to reduce the cross-sectional area available for oxygen diffusion. This vertical scaling is limited by the stress of nitride. As a general rule, the ratio of oxide to nitride thicknesses is maintained at greater than or equal to 1/3. If the nitride is thinned, for the same pad oxide thickness, lateral encroachment also increases. One approach to reduce the pad oxide thickness without reducing the nitride thickness requires a polysilicon layer to be formed between the nitride layer and the pad oxide in order to relieve the compressive stress in the substrate brought about by reducing the pad oxide thickness. Although a slight reduction of oxide encroachment is achieved, the process is difficult to control and requires an additional step to remove both the nitride and the polysilicon following the oxidation process.
A LOCOS method has been proposed by Roth et al in Pat. No. 4,927,780, entitled "Encapsulation Method for Localized Oxidation of Silicon," which was issued on May 22, 1990, which is hereby incorporated herein by reference. Further improvements will be realized by the present invention, as will be evident from the description which follows.
Other techniques to reduce lateral encroachment have been tried, but fail to provide a method which is cost effective, manufacturable, and results in the production of a defect-free semiconductor structure.
Accordingly, it is an object of the present invention to provide an improved LOCOS process.
Another object of the present invention is to provide an improved LOCOS process having minimized lateral encroachment.
Yet another object of the present invention is to provide an improved LOCOS process with a reduced defect density.
SUMMARY OF THE INVENTION
The above and other objects and advantages are achieved by utilizing .[.a high pressure oxidation in conjunction with.]. an encapsulated oxidation resistant layer overlying a thin buffer layer to form an isolation oxide. The oxidation resistant layer and the buffer layer is encapsulated by a conformally deposited oxidizable material. The buffer layer is preferably slightly undercut so that the oxidizable material is deposited underneath the oxidation resistant layer. The oxidizable material reduces the formation of lateral encroachment because the diffusion of oxygen through the buffer layer at the edges of the oxidation resistant layer is prevented. The use of high pressure, rather than atmospheric pressure, provides for a defect-free LOCOS oxide. In a second embodiment, any native oxide formed under the conformal oxidizable material is minimized. This can be accomplished in two ways. The first way entails utilizing a ramped deposition process to deposit the oxidizable material. A second way entails annealing the substrate after the oxidizable layer is formed to break up any native oxide present on the silicon surface. In the second embodiment, any oxide which can act as a pipe or channel for oxygen diffusion at the edges of the oxidation resistant layer is removed. Therefore, almost no lateral encroachment is exhibited in this structure.
.Iadd.In another embodiment, a layer of silicon dioxide is intentionally grown, prior to depositing the oxidizable layer. In this manner, a predetermined amount of lateral oxide encroachment can be obtained.
BRIEF DESCRIPTION OF THE DRAWINGS
FIGS. 1-7 illustrate enlarged, cross-sectional views of an embodiment of the present invention in various stages of fabrication; and
FIGS. 8 and 9 illustrate enlarged, cross-sectional views of a second embodiment of the present invention in various stages of fabrication.
DETAILED DESCRIPTION OF THE INVENTION
FIGS. 1-7 illustrate enlarged, cross-sectional views of a first embodiment of the present invention during various stages of fabrication. FIG. 1 illustrates a portion 15 of a silicon substrate 20 having a buffer layer 22 formed thereon. Buffer layer 22 is preferably formed by thermally oxidizing substrate 20 until a thickness of approximately 10 to 100 nanometers is obtained. Alternatively, buffer layer 22 may be a silicon dioxide formed by chemical vapor deposition.
FIG. 2 illustrates the structure of FIG. 1 further along in processing. Following the formation of buffer layer 22, an oxidation resistant layer 24 is formed on buffer layer 22. In accordance with a preferred embodiment, oxidation resistant layer 24 is comprised of silicon nitride deposited to a minimum thickness sufficient to prevent the diffusion of oxygen therethrough. The thickness of oxidation resistant layer 24 may be in the range of 100 to 250 nanometers, but preferably about 150 nanometers. Alternatively, oxidation resistant layer 24 can be comprised of an oxynitride composite material deposited by chemical vapor deposition. A masking layer 26 is then applied and patterned over oxidation resistant layer 24 using conventional photolithographic methods. Masking layer 26 overlies regions of substrate 20 which are to be protected from the substrate oxidation used to form isolation regions in substrate 20, which is shown in subsequent drawings.
FIG. 3 illustrates the structure of FIG. 2 further along in processing. Oxidation resistant layer 24 is anisotropically etched to form an oxidation mask 28. The anisotropic etch proceeds in the vertical direction faster than in the horizontal direction, thus yielding an oxidation masking structure having straight sidewalls as is illustrated in FIG. 3. The anisotropic etch of the oxidation resistant layer 24 can be non-selective or selective relative to buffer layer 22. With a selective etch, the structure in FIG. 3 results, with all or part of layer 22 remaining. Anisotropic etching may be carried out by plasma or reactive ion etch techniques. A slight over-etch is typically performed, which removes a small portion of buffer layer 22 in areas not protected by masking layer 26. A conventional channel stop implant can be performed at this point in the process. In addition, etching may be carried out to remove all of buffer layer 22 in areas not protected by masking layer 26 (not shown). In this case, the anisotropic etch must be selective to underlying substrate 20. Following the completion of the etch and any ion implantation, masking layer 26 is removed.
FIG. 4 illustrates the structure of FIG. 3 further along in processing. Buffer layer 22 is etched to form portions 30 and 31 using oxidation mask 28 as an etch mask. An isotropic etch is required, which results in a lateral undercut of buffer layer 22 to form recesses or cavities 32 underlying the periphery of oxidation mask 28. An example of an isotropic etch is a pH-buffered isotropic etch comprising a solution of one part hydrofluoric acid and ten parts ammonium fluoride. Alternatively, unbuffered hydrofluoric acid can be used as an etchant in approximately the same dilution as the buffered etchant with de-ionized water. In addition, a dry isotropic etch can be used if sufficiently selective to oxidation resistant layer 24 and substrate 20.
FIG. 5 illustrates the structure of FIG. 4 further along in processing. An oxidizable layer 34 is conformally formed on portion 15 to overlay oxidation mask 28 and exposed portions of substrate 20, as well as substantially filling cavities 32. Oxidizable layer 34 is preferably an amorphous silicon layer having a thickness approximately one half the thickness of buffer layer 22 which defines the height of the cavity to be filled. Alternatively, oxidizable layer 34 may be a chemical vapor deposited polysilicon. Amorphous silicon may be preferable because of the lower diffusivity of oxygen in amorphous silicon would result in less lateral encroachment and the resultant field oxide surface would be smoother. However, it may be more convenient to use polysilicon, because it is more widely used in semiconductor manufacturing. Also, oxidizable layer 34 can be a silicon-rich form of silicon oxide obtained, for example, by low pressure chemical vapor deposition of non-stoichiometric silicon dioxide. In addition, oxidizable layer 34 can be an epitaxial silicon formed by using the exposed regions of substrate 20 to initiate the epitaxial growth.
FIG. 6 illustrates the structure of FIG. 5 further along in processing. After oxidizable layer 34 has been formed, a high pressure oxidation is performed to grow a thick isolation oxide 36, as shown in FIG. 6. The interface between isolation oxide 36 and portions 30 and 31 is shown as a dashed line because they are comprised of the same material. High pressure oxidation is carried out at pressures greater than one atmosphere. High pressure oxidation is not commonly used in semiconductor manufacturing due to its high cost. The use of high pressure oxidation, rather than low pressure oxidation, resulted in the formation of a very low defect density formed in substrate 20. It was discovered that the use of high pressure oxidation, in conjunction with oxidizable conformal layer 34 reduces the stress in portion 15 of substrate 20, and thus a defect-free isolation oxide having minimal lateral encroachment is formed.
The field oxidation process, which forms thick isolation oxide 36, consumes oxidizable layer 34, forming a layer of oxidized amorphous silicon or polysilicon 38 overlying oxidation mask 28. The degree of lateral encroachment of isolation oxide 36 under the edge of oxidation mask 28 is minimized as a result of the presence of conformal layer 34. Oxidizable layer 34 reduces the lateral diffusion of oxygen through portions 30 and 31, thus preventing the oxidation of substrate 20 underlying oxidation mask 28.
FIG. 7 illustrates the structure of FIG. 6 further along in processing. The isolation process is completed by removing oxidized polysilicon layer 38 and oxidation mask 28 with a wet buffered hydrofluoric acid etch followed by a wet phosphoric acid etch. The reduction of lateral oxide encroachment allows for improved packing density.
The removal of remaining portions 30 and 31 of buffer layer 22 which form cavities 32 is not essential to obtain the improved isolation structure of the present invention. The amount of time buffer layer 22 is isotropically etched must be optimized according to specific etch conditions. These etch conditions may vary from manufacturing site to manufacturing site, thus a specific time of isotropic etch will vary. However, it may be desirable to perform the isotropic etch so that the amount of oxidizable layer 34 deposited in cavities 32 is substantially oxidized upon formation of a desirable thickness of isolation oxide 36. In this manner, no unoxidized oxidizable layer 34 is left remaining, which must be removed from substrate 20 after isolation oxide 36 is formed. However, if some unoxidized oxidizable layer 34 is remaining, it may be removed by an etch highly selective to underlying oxidizable layer 34.
FIGS. 8 and 9 illustrate a second embodiment of the present invention in various stages of fabrication. FIG. 8 illustrates a portion 50 of a semiconductor substrate 20 processed as the structure shown in FIG. 4. After buffer layer 22 has been etched to form portions 30 and 31, a thin native oxide 55 normally grows on exposed substrate 20. This native oxide 55 was not shown in FIG. 5 for convenience Only. In this embodiment, it is desirable to remove native oxide 55.
FIG. 9 illustrates the structure of FIG. 8 further along in processing. The same steps are used to form isolation oxide 56 as the steps described in FIGS. 5 through 7, except that native oxide 55 is kept to a minimum thickness or, more preferably, entirely removed during or after the formation of oxidizable layer 34 shown in FIG. 5. One way of minimizing or preventing the formation of native oxide 55 is to form oxidizable layer using a ramped temperature deposition process. For example, portion 50 is inserted into the deposition chamber at a temperature of approximately 400° C., the temperature is then ramped up and deposition begins at a temperature of approximately 580° to 650° C. A second way of removing or breaking up native oxide 55 is to perform a high temperature anneal after the formation of oxidizable layer 34. This high temperature anneal is typically carried out at temperatures of approximately 1000° to 1150° C., preferably by rapid thermal annealing. The ramped temperature deposition and the subsequent high temperature anneal may also be performed in conjunction with each other. Other processes may be used to minimize the formation of, or remove, native oxide 55 on substrate 20.
During the formation of isolation oxide 56, the presence of oxidizable layer 34 delays oxidation of substrate 20 beneath cavities 32, reducing lateral encroachment, however, it is believed that any oxide 55 underneath oxidizable layer 34 acts as a conduit, or pipe, allowing the diffusion of oxygen therethrough, which causes lateral encroachment. Thus, when the thickness of native oxide 55 is minimized or zero, nominal or no lateral encroachment is formed during the formation of isolation oxide 56, as is illustrated in FIG. 9. The use of high pressure oxidation during the formation of isolation oxide 56 is not essential in this embodiment, however, the use of high pressure oxidation will preferably result in the formation of a defect-free isolation oxide 56.
Alternatively, it may be desirable to intentionally grow a predetermined thickness of an oxide on substrate 20 prior to the formation of oxidizable layer 34 shown in FIG. 5. This embodiment may also be described using FIG. 8. Except in this embodiment, layer 55 is either an oxide which is regrown after the native oxide has been removed, or more oxide is grown on the native oxide. It is desirable to obtain a predetermined thickness of oxide 55 in order to engineer, or form a predetermined amount of, the lateral encroachment of isolation oxide 56. Usually reduced lateral encroachment is preferable, however, is it also advantageous to be able to precisely control the mount of lateral encroachment formed. The presence of oxide 55 is also advantageous for removing some unoxidized oxidizable layer 34 (as described with reference to FIG. 7), if some remains after the formation of isolation oxide 56. An etch which is selective to unoxidized oxidizable layer 34 and not oxide layer 55 can be readily used.
As can be readily seen, an improved method for forming an electrical isolation structure has been provided. The use of high pressure oxidation to form the isolation oxide results in reduced stress and less defects formed in the substrate. The removal of a native oxide prior to deposition of the oxidizable layer results in the formation of no lateral encroachment. One advantage of obtaining no lateral encroachment is that the steeper sidewall angles obtained in the isolation oxide are more favorable for reducing parasitic capacitance for semiconductor junctions abutting the isolation oxide. Another obvious advantage is the improved packing density obtained. By improving device packing density, smaller die sizes can be achieved, and thus higher potential yields and lower die costs may be obtained.

Claims (12)

We claim:
1. A method of fabricating isolation oxide, comprising the steps of:
providing a semiconductor substrate;
forming a buffer layer on the substrate;
forming an oxidation resistant layer on the buffer layer;
removing selected portions of the oxidation resistant layer and the buffer layer to expose portions of the substrate;,
controlling an amount of oxide encroachment by forming an oxide layer on the exposed portions of the substrate and controlling the thickness of the oxide layer; conformally forming an oxidizable layer after the step of forming an oxide layer to overlay the oxide layer and the oxidation resistant layer; and
oxidizing the oxidizable layer and the exposed portions of the substrate to form the isolation oxide in the portions of the substrate covered by the oxide layer, wherein oxidation is performed at high pressure.
2. The method of claim 1 further comprising the step of removing portions of the buffer layer to form a recess under the oxidation resistant layer before the step of conformally forming an oxidizable layer.
3. The method of claim 1 further comprising the step of anisotropically etching the oxidizable layer to leave a portion of the oxidizable layer bounding the buffer layer and the oxidation resistant layer.
4. The method of claim 1 wherein the oxidation resistant layer is comprised of silicon nitride or oxynitride.
5. The method of claim 1 wherein the step of oxidizing completely consumes the oxidiazble layer converting the oxidizable layer to a silicon dioxide.
6. A method of fabricating isolation oxide, comprising the steps of:
providing a semiconductor substrate;
forming a buffer layer on the substrate;
forming an oxidation resistant layer on the buffer layer;
removing selected portions of the oxidation resistant layer and the buffer layer to expose portions of the substrate;
removing portions of the buffer layer to form a recess under the oxidation resistant layer;
controlling an amount of oxide encroachment by forming an oxide layer on the exposed positions of the substrate and controlling the thickness of the oxide layer;
conformally forming an oxidizable layer after the step of forming an oxide layer to overlay the oxide layer and the oxidation resistant layer, and to substantially fill the recess in the buffer layer; and
oxidizing the oxidizable layer and the exposed portions of the substrate to form the isolation oxide in the portions of the substrate covered by the oxide layer, wherein oxidation is performed at high pressure.
7. The method of claim 6 further comprising the step of anisotropically etching the oxidizable layer to leave a portion of the oxidiazble layer bounding the buffer layer and the oxidation resistant layer.
8. The method of claim 6 wherein the oxidation resistant layer is comprised of silicon nitride or oxynitride.
9. The method of claim 6 wherein the step of oxidizing completely consumes the oxidizable layer converting the oxidizable layer to a silicon dioxide.
10. The method of claim 1 wherein the oxidizable layer is comprised of amorphous silicon, polysilicon, or silicon-rich dioxide.
11. The method claim 6 wherein the oxidizable layer is comprised of amorphous silicon, polysilicon, or silicon-rich dioxide. .Iadd.
12. A method of fabricating isolation oxide layer, comprising the steps of:
providing a semiconductor substrate;
forming a buffer layer on the substrate;
forming an oxidation resistant layer on the buffer layer;
removing selected portions of the oxidation resistant layer and the buffer layer to expose portions of the substrate;
controlling an amount of oxide encroachment by forming an oxide layer on the exposed portions of the substrate and controlling the thickness of the oxide layer;
conformally forming an oxidizable layer to overlie the oxide layer and the oxidation resistant layer; and
oxidizing the oxidizable layer and the exposed portions of the substrate to form the isolation oxide layer. .Iaddend. .Iadd.13. The process of claim 12 further comprising the step of removing portions of the buffer layer to form a recess under the oxidation resistant layer prior to conformally forming an oxidizable layer. .Iaddend. .Iadd.14. The process of claim 12 further comprising the step of removing native oxide on the exposed portions of the substrate prior to forming an oxide layer. .Iaddend. .Iadd.15. The process of claim 12, wherein the oxidizable layer comprises a material selected from the group consisting of polysilicon, amorphous silicon, and silicon-rich silicon dioxide. .Iaddend.
US08/245,131 1990-11-13 1994-05-17 Polysilicon encapsulated localized oxidation of silicon Expired - Lifetime USRE35294E (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US08/245,131 USRE35294E (en) 1990-11-13 1994-05-17 Polysilicon encapsulated localized oxidation of silicon

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US07/612,174 US5175123A (en) 1990-11-13 1990-11-13 High-pressure polysilicon encapsulated localized oxidation of silicon
US08/245,131 USRE35294E (en) 1990-11-13 1994-05-17 Polysilicon encapsulated localized oxidation of silicon

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
US07/612,174 Reissue US5175123A (en) 1990-11-13 1990-11-13 High-pressure polysilicon encapsulated localized oxidation of silicon

Publications (1)

Publication Number Publication Date
USRE35294E true USRE35294E (en) 1996-07-09

Family

ID=24452041

Family Applications (2)

Application Number Title Priority Date Filing Date
US07/612,174 Ceased US5175123A (en) 1990-11-13 1990-11-13 High-pressure polysilicon encapsulated localized oxidation of silicon
US08/245,131 Expired - Lifetime USRE35294E (en) 1990-11-13 1994-05-17 Polysilicon encapsulated localized oxidation of silicon

Family Applications Before (1)

Application Number Title Priority Date Filing Date
US07/612,174 Ceased US5175123A (en) 1990-11-13 1990-11-13 High-pressure polysilicon encapsulated localized oxidation of silicon

Country Status (1)

Country Link
US (2) US5175123A (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6562723B1 (en) * 1999-10-29 2003-05-13 Advanced Micro Devices, Inc. Hybrid stack method for patterning source/drain areas
US20070209662A1 (en) * 1999-11-01 2007-09-13 Ric Investments, Llc Method and apparatus for monitoring and controlling a medical device

Families Citing this family (42)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR950002188B1 (en) * 1992-02-12 1995-03-14 삼성전자주식회사 Semiconductor device isolation method
JPH06216120A (en) * 1992-12-03 1994-08-05 Motorola Inc Method of forming electrical isolation structure of integrated circuit
US5371035A (en) * 1993-02-01 1994-12-06 Motorola Inc. Method for forming electrical isolation in an integrated circuit device
US5420065A (en) * 1993-05-28 1995-05-30 Digital Equipment Corporation Process for filling an isolation trench
US5393692A (en) * 1993-07-28 1995-02-28 Taiwan Semiconductor Manufacturing Company Recessed side-wall poly plugged local oxidation
US5759881A (en) * 1993-09-10 1998-06-02 Micron Technology, Inc. Low cost well process
US6083810A (en) * 1993-11-15 2000-07-04 Lucent Technologies Integrated circuit fabrication process
US5472906A (en) * 1993-12-08 1995-12-05 Matsushita Electric Industrial Co., Ltd. Method of forming isolation
JPH0883795A (en) * 1994-07-13 1996-03-26 Nippon Telegr & Teleph Corp <Ntt> Method for forming element isolation region
US5455194A (en) * 1995-03-06 1995-10-03 Motorola Inc. Encapsulation method for localized oxidation of silicon with trench isolation
US5786263A (en) * 1995-04-04 1998-07-28 Motorola, Inc. Method for forming a trench isolation structure in an integrated circuit
US5786278A (en) * 1996-08-27 1998-07-28 Watkins-Johnson Company Method of stress-relieving silicon oxide films
US5679601A (en) * 1996-12-10 1997-10-21 Powerchip Semiconductor Corp. LOCOS method using encapsulating polysilicon/silicon nitride spacer
US5930647A (en) * 1997-02-27 1999-07-27 Micron Technology, Inc. Methods of forming field oxide and active area regions on a semiconductive substrate
US6133118A (en) * 1997-08-22 2000-10-17 Acer Semiconductor Manufacturing Inc. Edge polysilicon buffer LOCOS isolation
US5985737A (en) * 1998-03-04 1999-11-16 Texas Instruments - Acer Incorporated Method for forming an isolation region in an integrated circuit
US6071817A (en) * 1998-03-23 2000-06-06 Lsi Logic Corporation Isolation method utilizing a high pressure oxidation
US6524931B1 (en) 1999-07-20 2003-02-25 Motorola, Inc. Method for forming a trench isolation structure in an integrated circuit
DE102004044222A1 (en) * 2004-09-14 2006-03-16 Robert Bosch Gmbh Micromechanical component and corresponding manufacturing method
FR2879020B1 (en) * 2004-12-08 2007-05-04 Commissariat Energie Atomique METHOD OF ISOLATING PATTERNS FORMED IN THIN FILM OF OXYDABLE SEMICONDUCTOR MATERIAL
US10224224B2 (en) 2017-03-10 2019-03-05 Micromaterials, LLC High pressure wafer processing systems and related methods
US10622214B2 (en) 2017-05-25 2020-04-14 Applied Materials, Inc. Tungsten defluorination by high pressure treatment
US10847360B2 (en) 2017-05-25 2020-11-24 Applied Materials, Inc. High pressure treatment of silicon nitride film
JP7190450B2 (en) 2017-06-02 2022-12-15 アプライド マテリアルズ インコーポレイテッド Dry stripping of boron carbide hardmask
CN111095513B (en) 2017-08-18 2023-10-31 应用材料公司 High-pressure high-temperature annealing chamber
US10276411B2 (en) 2017-08-18 2019-04-30 Applied Materials, Inc. High pressure and high temperature anneal chamber
CN111095524B (en) 2017-09-12 2023-10-03 应用材料公司 Apparatus and method for fabricating semiconductor structures using protective barrier layers
US10643867B2 (en) 2017-11-03 2020-05-05 Applied Materials, Inc. Annealing system and method
CN117936417A (en) 2017-11-11 2024-04-26 微材料有限责任公司 Gas delivery system for high pressure processing chamber
SG11202003438QA (en) 2017-11-16 2020-05-28 Applied Materials Inc High pressure steam anneal processing apparatus
WO2019099255A2 (en) 2017-11-17 2019-05-23 Applied Materials, Inc. Condenser system for high pressure processing system
CN111699549A (en) 2018-01-24 2020-09-22 应用材料公司 Seam closure using high pressure annealing
WO2019173006A1 (en) 2018-03-09 2019-09-12 Applied Materials, Inc. High pressure annealing process for metal containing materials
US10714331B2 (en) 2018-04-04 2020-07-14 Applied Materials, Inc. Method to fabricate thermally stable low K-FinFET spacer
US10950429B2 (en) 2018-05-08 2021-03-16 Applied Materials, Inc. Methods of forming amorphous carbon hard mask layers and hard mask layers formed therefrom
US10704141B2 (en) 2018-06-01 2020-07-07 Applied Materials, Inc. In-situ CVD and ALD coating of chamber to control metal contamination
US10748783B2 (en) 2018-07-25 2020-08-18 Applied Materials, Inc. Gas delivery module
US10675581B2 (en) 2018-08-06 2020-06-09 Applied Materials, Inc. Gas abatement apparatus
JP7179172B6 (en) 2018-10-30 2022-12-16 アプライド マテリアルズ インコーポレイテッド Method for etching structures for semiconductor applications
KR20210077779A (en) 2018-11-16 2021-06-25 어플라이드 머티어리얼스, 인코포레이티드 Film Deposition Using Enhanced Diffusion Process
WO2020117462A1 (en) 2018-12-07 2020-06-11 Applied Materials, Inc. Semiconductor processing system
US11901222B2 (en) 2020-02-17 2024-02-13 Applied Materials, Inc. Multi-step process for flowable gap-fill film

Citations (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3961999A (en) * 1975-06-30 1976-06-08 Ibm Corporation Method for forming recessed dielectric isolation with a minimized "bird's beak" problem
US4435446A (en) * 1982-11-15 1984-03-06 Hewlett-Packard Company Edge seal with polysilicon in LOCOS process
US4459325A (en) * 1980-11-06 1984-07-10 Tokyo Shibaura Denki Kabushiki Kaisha Semiconductor device and method for manufacturing the same
JPS59194423A (en) * 1983-04-20 1984-11-05 Agency Of Ind Science & Technol Manufacture of semiconductor crystal layer
US4569117A (en) * 1984-05-09 1986-02-11 Texas Instruments Incorporated Method of making integrated circuit with reduced narrow-width effect
US4581319A (en) * 1983-08-26 1986-04-08 Siemens Aktiengesellschaft Method for the manufacture of bipolar transistor structures with self-adjusting emitter and base regions for extreme high frequency circuits
JPS62186551A (en) * 1986-02-12 1987-08-14 Rohm Co Ltd Manufacture of semiconductor device
JPS6430244A (en) * 1987-07-27 1989-02-01 Oki Electric Ind Co Ltd Manufacture of semiconductor device
US4824794A (en) * 1985-09-02 1989-04-25 Fujitsu Limited Method for fabricating a bipolar transistor having self aligned base and emitter
US4855258A (en) * 1987-10-22 1989-08-08 Ncr Corporation Native oxide reduction for sealing nitride deposition
US4876217A (en) * 1988-03-24 1989-10-24 Motorola Inc. Method of forming semiconductor structure isolation regions
US4889825A (en) * 1986-03-04 1989-12-26 Motorola, Inc. High/low doping profile for twin well process
JPH0235710A (en) * 1988-07-26 1990-02-06 Sony Corp Forming method for thin film semiconductor layer
US4906585A (en) * 1987-08-04 1990-03-06 Siemens Aktiengesellschaft Method for manufacturing wells for CMOS transistor circuits separated by insulating trenches
US4927780A (en) * 1989-10-02 1990-05-22 Motorola, Inc. Encapsulation method for localized oxidation of silicon
US4931407A (en) * 1987-06-25 1990-06-05 Kabushiki Kaisha Toshiba Method for manufacturing integrated bipolar and MOS transistors
US4956307A (en) * 1988-11-10 1990-09-11 Texas Instruments, Incorporated Thin oxide sidewall insulators for silicon-over-insulator transistors

Patent Citations (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3961999A (en) * 1975-06-30 1976-06-08 Ibm Corporation Method for forming recessed dielectric isolation with a minimized "bird's beak" problem
US4459325A (en) * 1980-11-06 1984-07-10 Tokyo Shibaura Denki Kabushiki Kaisha Semiconductor device and method for manufacturing the same
US4435446A (en) * 1982-11-15 1984-03-06 Hewlett-Packard Company Edge seal with polysilicon in LOCOS process
JPS59194423A (en) * 1983-04-20 1984-11-05 Agency Of Ind Science & Technol Manufacture of semiconductor crystal layer
US4581319A (en) * 1983-08-26 1986-04-08 Siemens Aktiengesellschaft Method for the manufacture of bipolar transistor structures with self-adjusting emitter and base regions for extreme high frequency circuits
US4569117A (en) * 1984-05-09 1986-02-11 Texas Instruments Incorporated Method of making integrated circuit with reduced narrow-width effect
US4824794A (en) * 1985-09-02 1989-04-25 Fujitsu Limited Method for fabricating a bipolar transistor having self aligned base and emitter
JPS62186551A (en) * 1986-02-12 1987-08-14 Rohm Co Ltd Manufacture of semiconductor device
US4889825A (en) * 1986-03-04 1989-12-26 Motorola, Inc. High/low doping profile for twin well process
US4931407A (en) * 1987-06-25 1990-06-05 Kabushiki Kaisha Toshiba Method for manufacturing integrated bipolar and MOS transistors
JPS6430244A (en) * 1987-07-27 1989-02-01 Oki Electric Ind Co Ltd Manufacture of semiconductor device
US4906585A (en) * 1987-08-04 1990-03-06 Siemens Aktiengesellschaft Method for manufacturing wells for CMOS transistor circuits separated by insulating trenches
US4855258A (en) * 1987-10-22 1989-08-08 Ncr Corporation Native oxide reduction for sealing nitride deposition
US4876217A (en) * 1988-03-24 1989-10-24 Motorola Inc. Method of forming semiconductor structure isolation regions
JPH0235710A (en) * 1988-07-26 1990-02-06 Sony Corp Forming method for thin film semiconductor layer
US4956307A (en) * 1988-11-10 1990-09-11 Texas Instruments, Incorporated Thin oxide sidewall insulators for silicon-over-insulator transistors
US4927780A (en) * 1989-10-02 1990-05-22 Motorola, Inc. Encapsulation method for localized oxidation of silicon

Non-Patent Citations (12)

* Cited by examiner, † Cited by third party
Title
Antipov, "Method for Forming Shallow Junction Semiconductor Devices", IBM Technical Disclosure Bulletin, vol. 21, 12 May 1979, pp. 4868-4870.
Antipov, Method for Forming Shallow Junction Semiconductor Devices , IBM Technical Disclosure Bulletin, vol. 21, 12 May 1979, pp. 4868 4870. *
D. Simeonov, et al., "Application of the Polysilicon Edge Sealed LOCOS Press in Scaled VLSI Circuit Fabrication", 2218 Microelectronics Journal, Sep./Oct. 1988, pp. 11-18.
D. Simeonov, et al., Application of the Polysilicon Edge Sealed LOCOS Press in Scaled VLSI Circuit Fabrication , 2218 Microelectronics Journal, Sep./Oct. 1988, pp. 11 18. *
Ghandhi; "VLSI Fabrication Principles Silicon and Gallium Arsenide"; John Wiley & Sons; 1983; pp. 371-373.
Ghandhi; VLSI Fabrication Principles Silicon and Gallium Arsenide ; John Wiley & Sons; 1983; pp. 371 373. *
Ogawa et al; "Rapid thermal annealed . . . Si near interfaces"; Mat. Res. Sym. Proc. vol. 106; 1988; pp. 273-278.
Ogawa et al; Rapid thermal annealed . . . Si near interfaces ; Mat. Res. Sym. Proc. vol. 106; 1988; pp. 273 278. *
Wolf; "Silicon Processing for the VLSI Era"; vol. 1: Process Technology; Lattice Press; 1987; pp. 216-218.
Wolf; "Silicon processing for the VLSI era"; vol. 1: process technology; pp. 516-520; 1987.
Wolf; Silicon Processing for the VLSI Era ; vol. 1: Process Technology; Lattice Press; 1987; pp. 216 218. *
Wolf; Silicon processing for the VLSI era ; vol. 1: process technology; pp. 516 520; 1987. *

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6562723B1 (en) * 1999-10-29 2003-05-13 Advanced Micro Devices, Inc. Hybrid stack method for patterning source/drain areas
US20070209662A1 (en) * 1999-11-01 2007-09-13 Ric Investments, Llc Method and apparatus for monitoring and controlling a medical device
US8381724B2 (en) 1999-11-01 2013-02-26 Ric Investments, Llc Method and apparatus for monitoring and controlling a medical device

Also Published As

Publication number Publication date
US5175123A (en) 1992-12-29

Similar Documents

Publication Publication Date Title
USRE35294E (en) Polysilicon encapsulated localized oxidation of silicon
EP0459397B1 (en) Method of fabricating a semiconductor device having a trench for device isolation
US6967146B2 (en) Isolation region forming methods
US4561172A (en) Integrated circuit fabrication method utilizing selective etching and oxidation to form isolation regions
US5470781A (en) Method to reduce stress from trench structure on SOI wafer
US20040110358A1 (en) Method for forming isolation film for semiconductor devices
US5236862A (en) Method of forming oxide isolation
JPS6340337A (en) Method of isolating integrated circuit
JPH06232061A (en) Forming single crystal region by selective epitaxy
JPH04268747A (en) Structure body and method for improvemet of integrity of gate oxide of semiconductor formed by recessed hermetically sealed sidewall field oxidation method
US5661072A (en) Method for reducing oxide thinning during the formation of a semiconductor device
US5512509A (en) Method for forming an isolation layer in a semiconductor device
US5371035A (en) Method for forming electrical isolation in an integrated circuit device
US5371036A (en) Locos technology with narrow silicon trench
US5629230A (en) Semiconductor processing method of forming field oxide regions on a semiconductor substrate utilizing a laterally outward projecting foot portion
EP0589124B1 (en) Method for eliminating the bird&#39;s beak from selective oxidations of semiconductor electronic devices
US5422300A (en) Method for forming electrical isolation in an integrated circuit
US5972777A (en) Method of forming isolation by nitrogen implant to reduce bird&#39;s beak
US5719086A (en) Method for isolating elements of semiconductor device
JPH0521591A (en) Manufacture of semiconductor device
JP2896072B2 (en) Method for forming field oxide film of semiconductor device
US5763316A (en) Substrate isolation process to minimize junction leakage
US6225186B1 (en) Method for fabricating LOCOS isolation
US6261966B1 (en) Method for improving trench isolation
US6107144A (en) Method for forming field oxide of semiconductor device and the semiconductor device

Legal Events

Date Code Title Description
AS Assignment

Owner name: MOTOROLA, INC., ILLINOIS

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:VASQUEZ, BARBARA;MASQUELIER, MICHAEL P.;ROTH, SCOTT S.;AND OTHERS;REEL/FRAME:007163/0906;SIGNING DATES FROM 19940323 TO 19940413

FPAY Fee payment

Year of fee payment: 8

AS Assignment

Owner name: FREESCALE SEMICONDUCTOR, INC.,TEXAS

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:MOTOROLA, INC.;REEL/FRAME:015698/0657

Effective date: 20040404

Owner name: FREESCALE SEMICONDUCTOR, INC., TEXAS

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:MOTOROLA, INC.;REEL/FRAME:015698/0657

Effective date: 20040404

FPAY Fee payment

Year of fee payment: 12

AS Assignment

Owner name: CITIBANK, N.A. AS COLLATERAL AGENT,NEW YORK

Free format text: SECURITY AGREEMENT;ASSIGNORS:FREESCALE SEMICONDUCTOR, INC.;FREESCALE ACQUISITION CORPORATION;FREESCALE ACQUISITION HOLDINGS CORP.;AND OTHERS;REEL/FRAME:018855/0129

Effective date: 20061201

Owner name: CITIBANK, N.A. AS COLLATERAL AGENT, NEW YORK

Free format text: SECURITY AGREEMENT;ASSIGNORS:FREESCALE SEMICONDUCTOR, INC.;FREESCALE ACQUISITION CORPORATION;FREESCALE ACQUISITION HOLDINGS CORP.;AND OTHERS;REEL/FRAME:018855/0129D

Effective date: 20061201

Owner name: CITIBANK, N.A. AS COLLATERAL AGENT, NEW YORK

Free format text: SECURITY AGREEMENT;ASSIGNORS:FREESCALE SEMICONDUCTOR, INC.;FREESCALE ACQUISITION CORPORATION;FREESCALE ACQUISITION HOLDINGS CORP.;AND OTHERS;REEL/FRAME:018855/0129

Effective date: 20061201

AS Assignment

Owner name: CITIBANK, N.A., AS COLLATERAL AGENT, NEW YORK

Free format text: SECURITY AGREEMENT;ASSIGNOR:FREESCALE SEMICONDUCTOR, INC.;REEL/FRAME:024397/0001

Effective date: 20100413

Owner name: CITIBANK, N.A., AS COLLATERAL AGENT,NEW YORK

Free format text: SECURITY AGREEMENT;ASSIGNOR:FREESCALE SEMICONDUCTOR, INC.;REEL/FRAME:024397/0001

Effective date: 20100413

AS Assignment

Owner name: FREESCALE SEMICONDUCTOR, INC., TEXAS

Free format text: PATENT RELEASE;ASSIGNOR:CITIBANK, N.A., AS COLLATERAL AGENT;REEL/FRAME:037356/0143

Effective date: 20151207

Owner name: FREESCALE SEMICONDUCTOR, INC., TEXAS

Free format text: PATENT RELEASE;ASSIGNOR:CITIBANK, N.A., AS COLLATERAL AGENT;REEL/FRAME:037356/0553

Effective date: 20151207

Owner name: FREESCALE SEMICONDUCTOR, INC., TEXAS

Free format text: PATENT RELEASE;ASSIGNOR:CITIBANK, N.A., AS COLLATERAL AGENT;REEL/FRAME:037354/0225

Effective date: 20151207