US9905491B1 - Interposer substrate designs for semiconductor packages - Google Patents
Interposer substrate designs for semiconductor packages Download PDFInfo
- Publication number
- US9905491B1 US9905491B1 US14/039,938 US201314039938A US9905491B1 US 9905491 B1 US9905491 B1 US 9905491B1 US 201314039938 A US201314039938 A US 201314039938A US 9905491 B1 US9905491 B1 US 9905491B1
- Authority
- US
- United States
- Prior art keywords
- substrate
- integrated circuit
- circuit device
- encapsulation
- cavity
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active, expires
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
- H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
- H01L23/3121—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation
- H01L23/3128—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation the substrate having spherical bumps for external connection
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49811—Additional leads joined to the metallisation on the insulating substrate, e.g. pins, bumps, wires, flat leads
- H01L23/49816—Spherical bumps on the substrate for external connection, e.g. ball grid arrays [BGA]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L24/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/16227—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the bump connector connecting to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/10—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers
- H01L2225/1005—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/1011—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement
- H01L2225/1017—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement the lowermost container comprising a device support
- H01L2225/1023—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement the lowermost container comprising a device support the support being an insulating substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/153—Connection portion
- H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
- H01L2924/15311—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/181—Encapsulation
Definitions
- the present disclosure relates in general to semiconductor devices and packages, more particularly, to interposer substrate designs for mitigating void formations and reducing bleeding of the molding compound during a molding process.
- Semiconductor packages with multiple substrates can incorporate cavities in a portion of an upper substrate to minimize or reduce void formations during a molding process.
- the cavities can be formed substantially over the integrated circuit devices and not over the internal interconnects to further facilitate the flow of the molding compound.
- the combination with extension members or recesses on a top or exterior surface of the upper substrate can further cut down on bleeding or spill over of the molding compound between adjacent packages and improve device reliability and yield.
- a semiconductor package in one embodiment, includes a first substrate having a first surface and a second surface opposite the first surface.
- An integrated circuit device can be mounted on the first surface along with a plurality of internal interconnects on the same first surface around the integrated circuit device such that each internal interconnect has a first height.
- a second substrate having a third surface and a fourth surface opposite the third surface can be mounted over the integrated circuit device and the first substrate such that the third surface of the second substrate is in contact with the plurality of internal interconnects and faces the first surface of the first substrate.
- a cavity can be formed on the third surface extending into the second substrate, the cavity being substantially over and above the integrated circuit device to configure a second height.
- the second height is measured from a base of the cavity to a top surface of the integrated circuit device such that the ratio of the first height to the second height is less than about 5.0 to 1.0.
- the ratio can be in the range of from about 2.0 to about 4.5 for the first height relative to 1.0 for the second height.
- the package includes a plurality of external interconnects mounted on the second surface.
- the package can further include an extension member formed on the fourth surface, where the extension member can be formed about a peripheral region of the second substrate such that an edge of the extension member is co-planar with an edge of the second substrate.
- the package can further include a recess formed on the fourth surface extending into the second substrate, the recess being similar to that of the cavity but formed about an edge of the second substrate.
- the package can further include an encapsulation between the first substrate and the second substrate, where the encapsulation substantially encapsulates the first substrate, the second substrate, the internal interconnects, the integrated circuit device, and the cavity.
- the encapsulation can be substantially free of void formation in this instance.
- a semiconductor package in one embodiment, includes a first substrate having a first surface and a second surface opposite the first surface.
- An integrated circuit device can be mounted on the first surface of the first substrate along with a plurality of internal interconnects on the same first surface of the first substrate around the integrated circuit device such that each internal interconnect has a first height.
- a second substrate having a third surface and a fourth surface opposite the third surface can be mounted over the integrated circuit device and the first substrate such that the third surface of the second substrate is in contact with the plurality of internal interconnects and faces the first surface of the first substrate.
- a cavity can be formed on the third surface extending into the second substrate, the cavity being substantially over and above the integrated circuit device to configure a second height.
- the second height can be measured from a base of the cavity to a top surface of the integrated circuit device, with the second height being in the range of from about 20% to about 35% of the first height.
- This package includes an extension member formed on the fourth surface of the second substrate. The extension member can be formed about a peripheral region of the second substrate such that an edge of the extension member is co-planar with an edge of the second substrate.
- the cavity formed on the third surface of the second substrate is substantially over and above the integrated circuit device but not over the plurality of internal interconnects.
- the third surface is not in contact with the integrated circuit device.
- the edge of the extension member is co-planar with an edge of the first substrate.
- the package includes a plurality of external interconnects mounted on the second surface.
- the package further includes an encapsulation between the first substrate and the second substrate, with the encapsulation substantially encapsulating the first substrate, the second substrate, the internal interconnects, the integrated circuit device, and the cavity.
- the encapsulation is substantially free of void formation in this instance.
- the first height is in the range of from about 100 microns to about 200 microns. In other embodiments, the second height is in the range of from about 35 microns to about 50 microns.
- a semiconductor package in one embodiment, includes a first substrate having a first surface and a second surface opposite the first surface.
- An integrated circuit device can be mounted on the first surface of the first substrate along with a plurality of internal interconnects on the same first surface of the first substrate adjacent the integrated circuit device such that each internal interconnect has a first height.
- the integrated circuit device can be mounted on the first substrate via a plurality of device interconnects, the plurality of device interconnects being between the first surface of the first substrate and the integrated circuit device.
- An encapsulation can be used to encapsulate the plurality of device interconnects and portions of the first substrate and the integrated circuit device leaving an upper surface of the integrated circuit device exposed.
- a second substrate having a third surface and a fourth surface opposite the third surface can be mounted over the integrated circuit device and the first substrate such that the third surface of the second substrate is in contact with the plurality of internal interconnects and faces the first surface of the first substrate.
- the third surface in this embodiment, is not in contact with the integrated circuit device.
- the package further includes a cavity that can be formed on the third surface extending into the second substrate to configure a second height.
- the second height can be measured from a base of the cavity to the upper surface of the integrated circuit device, where the second height can be in the range of from about 15% to about 40% of the first height.
- a recess can be formed on the fourth surface extending into the second substrate, the recess being formed about an edge of the second substrate.
- the cavity formed on the third surface of the second substrate is substantially over and above the integrated circuit device but not over the plurality of internal interconnects.
- the package further includes a plurality of external interconnects mounted on the second surface of the first substrate.
- the package further includes a molding compound between the first substrate and the second substrate, where the molding compound substantially insulates the first substrate, the second substrate, the encapsulation, the internal interconnects, the integrated circuit device, and the cavity.
- the molding compound is substantially free of void formation and not in contact with the device interconnects.
- the first height can be in the range of from about 100 microns to about 200 microns. In other embodiments, the second height can be in the range of from about 35 microns to about 50 microns.
- FIGS. 1A-1B are cross-sectional views of a prior art semiconductor package-on-package (PoP) with multiple substrates;
- FIGS. 2A-2D are cross-sectional views of a semiconductor PoP with multiple substrates according to one embodiment of the present disclosure
- FIG. 3 is a cross-sectional view of a prior art configuration of neighboring packages with bleeding of the resin or molding compound
- FIG. 4 is a cross-sectional view of a configuration of neighboring packages for minimizing or reducing bleeding of the resin or molding compound according to one embodiment of the present disclosure
- FIG. 5 is a cross-sectional view of a configuration of neighboring packages for minimizing or reducing bleeding of the resin or molding compound according to another embodiment of the present disclosure
- FIG. 6 is a semiconductor PoP similar to that of FIG. 4 and incorporating the cavity embodiments of FIGS. 2A-2D ;
- FIG. 7 is a semiconductor PoP similar to that of FIG. 5 and incorporating the cavity embodiments of FIGS. 2A-2D .
- FIGS. 1A-1B are cross-sectional views of semiconductor package-on-package (PoP) with multiple substrates known in the prior art.
- the semiconductor PoP 100 includes a bottom substrate 102 and a top substrate 112 .
- the bottom substrate 102 can be a laminate substrate, a printed circuit board (PCB), a silicon substrate, an organic substrate, a ceramic substrate, a plastic substrate, a package carrier, or some other laminated or flexible structure for redistribution of signals.
- the top substrate 112 can be similar to that of the bottom substrate 102 , and vice versa.
- the top substrate 112 can be an interposer, or a redistribution layer or material, among other suitable semiconductor substrates.
- Additional integrated circuit devices or packages may be formed on an upper surface of the top substrate 112 to form the PoP structure, the integrated circuit devices or packages similar to those described below. For sake of simplicity these devices or packages will not be described in further detail but it will be understood by one skilled in the art that they may be similar to those described below.
- Internal interconnects 120 can be formed on an upper or top surface of the substrate 102 to function as conductive or signal connectors while external interconnects 110 can be formed on a lower or bottom surface of the substrate 102 for substantially similar purpose and/or function.
- the external/internal interconnects 110 , 120 can be solder balls, solder bumps, stud bumps, conductive pillars, or other conductive structures.
- An integrated circuit device 104 can be mounted on the same upper or top surface of the substrate 102 adjacent the internal interconnects 120 .
- the integrated circuit device 104 can be a flip chip, a wire-bond chip or other suitable semiconductor device. In some embodiments, other types of integrated circuit devices 104 including logic, memory, passives, among others, can also be included.
- the integrated circuit device 104 can be mounted on the substrate 102 via device interconnects 106 surrounded by an encapsulation 108 such as a molding compound.
- the device interconnects 106 may be substantially similar to the external/internal interconnects 110 , 120 including without limitation solder bumps, solder balls, copper pillars, copper balls, among others.
- the process of forming the encapsulation 108 can be carried out using film-assisted molding, epoxy molding, moldable underfill or other protective molding process.
- the encapsulation 108 can protect the integrated circuit device 104 as well as the device interconnects 106 from moisture, dust and other contaminants.
- the integrated circuit device 104 can be attached to the substrate 102 via an adhesive material (not shown).
- the encapsulation 108 may be optional thereby leaving the integrated circuit device 104 substantially exposed.
- FIG. 1A is a cross-sectional view of a PoP 100 in preparation for a molding process.
- the top substrate 112 has been coupled to the bottom substrate 102 via the plurality of internal interconnects 120 creating a gap or cavity 130 in between.
- the top substrate 112 does not contact the bottom substrate 102 directly but electrical connections or signals may nevertheless be carried out from the bottom substrate 102 or from the integrated circuit device 104 to the top substrate 112 via the plurality of internal interconnects 120 .
- a molding compound 118 similar to that of the encapsulation 108 , can be introduced into the package 100 , to cover or protect the gap or cavity 130 as best shown in FIG. 1B .
- the molding compound 118 may have similar materials properties as that of the encapsulation 108 and be introduced with similar processes.
- the cavity 130 would be completely filled by the molding compound 118 .
- voids 114 may form leading to reliability as well as yield concerns, as the voids 114 may introduce air bubbles, moistures or other environmental impurities.
- the voids 114 may form because of the reduced flow of the molding compound 118 through the narrow region 132 . This may become more problematic as the top substrate 112 is attached to the bottom substrate 102 prior to the introduction of the molding compound 118 . Accordingly, there is a need to minimize, reduce or completely eliminate the formation of these voids 114 in a PoP device 100 .
- FIGS. 2A-2D are cross-sectional views of a semiconductor PoP 200 with multiple substrates according to one embodiment of the present disclosure, where the package 200 helps to mitigate void formation during a molding process.
- the semiconductor PoP 200 includes a first substrate 202 as shown in FIG. 2A .
- the first substrate 202 can have a first surface 202 a and a second surface 202 b , the second surface 202 b opposite the first surface 202 a .
- the first substrate 202 can be formed of the materials as discussed above including without limitation silicon, laminate, PCB, organic, ceramic, or plastic.
- An integrated circuit device 204 can be mounted on the first surface 202 a of the first substrate 202 via a plurality of device interconnects 206 and partially covered with an encapsulation 208 similar to that described above.
- a plurality of internal interconnects 220 can be formed on the first surface 202 a of the first substrate 202 adjacent or around the integrated circuit device 204 , the internal interconnects 220 similar to those above including without limitation solder bumps, copper bumps, solder balls or stud bumps.
- Each internal interconnect 220 includes a first height (h), generally in the range of from about 100 microns to about 200 microns.
- the internal interconnect 220 can be about 125 micron, or about 150 micron, or about 175 micron.
- the internal interconnect 220 can also be smaller than 100 microns or greater than 200 microns depending on design specifications.
- a plurality of external interconnects 210 can be mounted on the second surface 202 b of the first substrate 202 , the external interconnects 210 having similar material properties as those of the internal interconnects 220 and formed with similar processes.
- FIG. 2B illustrates the next step in forming the PoP 200 where a second or top substrate 212 can be brought into contact with the first or bottom substrate 202 , the top substrate 212 of similar material properties as that of the bottom substrate 202 .
- the top substrate 212 is an interposer substrate or a redistribution layer or film.
- the top substrate 212 includes a third surface 212 a and a fourth surface 212 b , where the fourth surface 212 b is opposite the third surface 212 a .
- the third surface 212 a is facing the first surface 202 a as the top substrate 212 is brought into contact with the bottom substrate 202 .
- the top substrate 212 includes a cavity 214 formed on the third surface 212 a extending into a portion of the top substrate 212 .
- a portion of the top substrate 212 is removed to form the cavity 214 .
- the removal process can be carried out by photolithography followed by etching.
- the removal process for forming the cavity 214 can be done by known wet etching or dry etching processes, including without limitation formation using solder resist etching.
- the cavity 214 can be pre-determined to match the size of the integrated circuit device 204 .
- the cavity 214 can be pre-configured to align with a center of the integrated circuit device 204 or with the edges of the integrated circuit device 204 .
- the cavity 214 can be sized to accommodate the width and/or length of the integrated circuit device 204 .
- the cavity 214 is substantially over and above the integrated circuit device 204 .
- the cavity 214 does not encompass or is not situated over any of the internal interconnects 220 .
- the cavity 214 includes a base 214 a and an imaginary top 214 b where the top 214 b would have been had the top 214 b not been removed or etched as described above.
- the top 214 b of the cavity would have been co-planar with the third surface 212 a of the top substrate 212 .
- the difference between the top 214 b and the base 214 a can also be identified as a depth (x) of the cavity 214 where the depth (x) can be about 5 microns, or about 10 microns, or about 15 microns, or about 20 microns, or about 25 microns.
- the depth (x) can also be in the range of from about 5 microns to about 25 microns, or from about 10 microns to about 20 microns, or from about 15 microns to about 20 microns.
- the cavity 214 may also include two edges 214 c where the edges 214 c extend the entire width of the integrated circuit device 204 but does not encompass the internal interconnects 220 .
- the cavity 214 has been shown to be substantially rectangular in shape, it will be appreciated by one skilled in the art that the cavity 214 can take on other polygonal shapes including oval, square, parallelogram, trapezoid, among others.
- FIG. 2C illustrates the next step in forming the PoP 200 where the second substrate 212 can be mounted over the first substrate 202 and the integrated circuit device 204 such that the third surface 212 a is in contact with the plurality of internal interconnects 220 and faces the first surface 202 a .
- the top substrate 212 when brought into contact with the bottom substrate 202 , only makes contact with the plurality of internal interconnects 220 but does not come into physical contact with the integrated circuit device 204 , the device interconnects 206 or the encapsulation 208 .
- a second height (x+z) can be configured by the cavity 214 in view of the integrated circuit device 204 .
- a second height is a sum of the depth (x) of the cavity 214 as well as the spacing (z) between the imaginary top 214 b of the cavity 214 and the top of the integrated circuit device 204 .
- the spacing (z) can be defined as the distance between the third surface 212 a and the top of the integrated circuit device 204 , the spacing (z) being about 10 microns, or about 20 microns, or about 30 microns, or about 40 microns, or about 50 microns.
- the spacing (z) can also be in the range of from about 10 microns to about 50 microns, or from about 20 microns to about 40 microns, or from about 25 microns to about 35 microns.
- the second height (x+z) can be measured from the base 214 a of the cavity 214 to a top or upper surface 204 a of the integrated circuit device 204 .
- the ratio of the height (h) of the internal interconnects 220 or the first height (h) to that of the second height (x+z) can be less than about 5.0 to 1.0, or less than about 4.5 to 1.0, or less than about 4.0 to 1.0, or less than about 3.5 to 1.0, or less than about 3.0 to 1.0, or less than about 2.5 to 1.0 or less than about 2.0 to 1.0.
- the height (h) of the internal interconnects 220 can be generally greater than that of the spacing between the cavity 214 and the integrated circuit device 204 to the tune of about 2 ⁇ to about 4.5 ⁇ greater.
- an encapsulation material or molding compound 228 may be introduced from one end 230 a of the package 200 to the other, opposite end 230 b of the package 200 .
- Alternative materials and/or processes including the likes of mold under fill (MUF), encapsulation molding compound (EMC), vacuum molding or film-assisted molding (FAM) may also be utilized.
- UMF mold under fill
- EMC encapsulation molding compound
- FAM film-assisted molding
- the encapsulation 228 can flow through a relatively wide spacing (y), the distance between the first surface 202 a of the bottom substrate 202 and the third surface 212 a of the top substrate 212 , which can be similar to that of the height (h) of the internal interconnects 220 .
- y the distance between the first surface 202 a of the bottom substrate 202 and the third surface 212 a of the top substrate 212
- the increased spacing (x+z) between the top of the integrated circuit device 204 and the base of the cavity 214 helps to provide a wider pathway and better flow of the encapsulation 228 so as to mitigate or minimize any internal voids (not shown) within the package 200 between the two substrates 202 , 212 .
- the encapsulation 228 is able to return to the wider spacing (y) and completely fill out any internal spaces among the substrates 202 , 212 as well as the integrated circuit device 204 and the internal interconnects 220 . Additional defects including the likes of pits and/or incomplete fill may also be minimized, mitigated or eliminated due to the increased spacing, which improves flowability of the encapsulation 228 .
- FIG. 2D illustrates a completed PoP 200 having an encapsulation 218 between the first substrate 202 and the second substrate 212 , where the encapsulation 218 is substantially encapsulating the first substrate 202 , the second substrate 212 , the internal interconnects 220 , portions of the integrated circuit device 204 , as well as the cavity 214 .
- the encapsulation 218 is in direct contact with the integrated circuit device 204 and the plurality of the internal interconnects 220 and the encapsulation 218 completely covers the first surface 202 a and the third surface 212 a .
- the encapsulation 218 can include an encapsulation protrusion 219 extending upward from the body of the encapsulation 218 and filling the cavity 214 .
- the encapsulation protrusion 219 can extend a distance of x above the surrounding portion of the encapsulation 218 .
- the encapsulation 218 is substantially free of voids, void formations, pits or incomplete fills. This may be achieved as a result of the broader passage or increased spacing (x+z) between the integrated circuit device 204 and the base of the cavity 214 .
- the cavity 214 is a part of the top substrate 212 and need not be removed or subjected to additional processing upon completion of the package 200 .
- FIG. 3 is a cross-sectional view of a configuration of neighboring packages with bleeding of the resin or molding compound known in the prior art. Adjacent packages similar to those shown in FIGS. 1A-1B can be mounted to a top mold chase 310 adjacent each other. During a molding process, the encapsulation or molding compound may spill over or enter the saw streets 302 . This may normally not present a problem since the saw streets 302 are subsequently etched or removed by a singulation or saw process. As such, any unwanted encapsulation or molding compound may be removed.
- EMC encapsulation molding compound
- FIG. 4 is a cross-sectional view of a configuration of neighboring packages for minimizing or reducing bleeding of the resin or molding compound according to one embodiment of the present disclosure.
- the package is similar to that discussed above with the addition of extension members 420 on the upper or fourth surface 212 b of the top substrate 212 .
- the extension members 420 can be formed about a peripheral region of the top substrate 212 such that an edge of the extension member 420 can be co-planar with an edge of the second substrate 212 as illustrated by the dashed lines A, B, C, D.
- the extension members 420 can be formed of metal, plastic, or other suitable materials by known semiconductor processes including without limitation deposition, lithography and etching.
- the extension members 420 may help to minimize or mitigate bleeding or spill over of the resin or molding compound from adjacent PoP's as shown where the encapsulation entering the saw street 402 would be stopped at the edges of the extension member 420 as well as the edges of the top substrate 212 . Accordingly, no encapsulation would be able to bleed or spill over into the gap 430 between the top mold chase 410 and the packages.
- the edges of the extension member 420 can also be co-planar with an edge of the bottom substrate 202 as illustrated by the dashed lines A, B, C, D. This may help to facilitate the singulation or saw process by having the substrates 202 , 212 be in alignment with the extension members 420 so as to minimize cracking or fracturing during the saw process.
- the extension members which can serve as “dams” for preventing the bleeding of the resin, will be discussed in more details in subsequent figures and discussion below.
- FIG. 5 is a cross-sectional view of a configuration of neighboring packages for minimizing or reducing bleeding of the resin or molding compound according to another embodiment of the present disclosure.
- a plurality of recesses 520 can be formed on the upper or fourth surface 212 b of the second substrate 212 similar to that of the extension members 420 above.
- Each recess 520 can extend into portions of the top substrate 212 similar to that of the cavity 214 .
- the recesses 520 can be formed with similar processing techniques as those used in forming the cavities 214 .
- the recess 520 can be formed about an edge of the top substrate 212 .
- the formation of the recesses 520 allows the top substrate 212 of the package to be in direct physical contact with the top mold chase 510 . Doing so helps to minimize or mitigate bleeding or spill over of the resin or molding compound from adjacent PoP's as shown where the encapsulation entering the saw street 502 would be stopped once the encapsulation fills the voids 504 created by the recesses 520 . And because the top of the packages are in direct physical contact with the mold chase 510 , there are no gaps for the encapsulation to spill over or bleed into.
- the recesses which can serve as “trenches” for preventing the bleeding of the resin, will be discussed in more details in subsequent figures and discussion below.
- FIG. 6 is a semiconductor PoP similar to that of FIG. 4 and incorporates the cavity embodiments of FIGS. 2A-2D .
- FIG. 6 is a cross-sectional view of a combination of the package of FIG. 4 and that of FIGS. 2A-2D .
- a package 500 includes a first substrate 502 having a first surface 502 a and a second surface 502 b opposite the first surface 502 a .
- An integrated circuit device 504 can be mounted on the first surface 502 a , with a plurality of internal interconnects 520 mounted on the first surface 502 a adjacent the integrated circuit device 504 , where each internal interconnect 520 includes a first height (h).
- the first height (h) can be in the range of from about 100 microns to about 200 microns.
- the package 500 includes a second substrate 512 having a third surface 512 a and a fourth surface 512 b opposite the third surface 512 a , where the second substrate 512 is mounted over the first substrate 502 such that the third surface 512 a is in contact with the plurality of internal interconnects 520 and faces the first surface 502 a .
- a cavity 514 can be formed on the third surface 512 a extending into the second substrate 512 , the cavity 514 being formed similar to that discussed above.
- the cavity 514 includes a second height (x+z) as measured from a base of the cavity 514 to a top surface of the integrated circuit device 504 , where the second height (x+z) is in the range of from about 20% to about 35% of the first height (h). In some embodiments, the second height (x+z) can be in the range of from about 35 microns to about 50 microns.
- an extension member 420 can be formed on the fourth surface 512 b of the second substrate 512 , the extension member 420 formed about a peripheral region of the second substrate 512 such that an edge of the extension member 420 is co-planar with an edge of the second substrate 512 .
- the edge of the extension member 420 can be co-planar with an edge of the first substrate 502 .
- the extension member 420 can help to keep out any additional molding compound from coming into contact with the fourth surface 512 b of the top substrate 512 or invading the gap 430 between the top substrate 512 and the top mold chase 410 as best illustrated in FIG. 4 .
- the cavity 514 formed on the third surface 512 a can be substantially over and above the integrated circuit device 504 but not over the plurality of internal interconnects 520 .
- the third surface 512 a is not in direct, physical contact with the integrated circuit device 504 .
- a plurality of external interconnects 510 can be mounted on the second surface 502 b of the first substrate 502 for electrical signal communication with other devices and/or external packages.
- the package 500 includes an encapsulation 518 between the first substrate 502 and the second substrate 512 where the encapsulation 518 substantially encapsulates the first substrate 502 , the second substrate 512 , the internal interconnects 520 , the integrated circuit device 504 , and the cavity 514 , whereby the encapsulation is substantially free of void formation.
- FIG. 7 is a semiconductor PoP similar to that of FIG. 5 and incorporating the cavity embodiments of FIGS. 2A-2D .
- FIG. 7 is a cross-sectional view of a combination of the package of FIG. 5 and that of FIGS. 2A-2D .
- a package 600 includes a first substrate 602 having a first surface 602 a and a second surface 602 b opposite the first surface 602 a .
- An integrated circuit device 604 can be mounted on the first substrate 602 via a plurality of device interconnects 606 , where the plurality of device interconnects 606 can be situated between the first surface 602 a and the integrated circuit device 604 .
- An encapsulation 608 can be formed substantially encapsulating the plurality of device interconnects 606 and portions of the first substrate 602 and the integrated circuit device 604 .
- the encapsulation 608 leaves an upper surface 604 a of the integrated circuit device 604 exposed.
- a plurality of internal interconnects 620 can be mounted on the first surface 602 a of the first substrate 602 , the plurality of internal interconnects 620 being adjacent the integrated circuit device 604 , where each internal interconnect 620 includes a first height (h).
- the first height (h) can be in the range of from about 100 microns to about 200 microns.
- a second substrate 612 having a third surface 612 a and a fourth surface 612 b opposite the third surface 612 a can be mounted over the first substrate 602 such that the third surface 612 a is in contact with the plurality of internal interconnects 620 and faces the first surface 602 a .
- the third surface 612 does not make or come into physical contact with the integrated circuit device 604 .
- a cavity 614 can be formed on the third surface 612 a extending into the second substrate 612 similar to that described above, the cavity 614 having a second height (x+z) as measured from a base of the cavity 614 to the upper surface 604 a of the integrated circuit device 604 .
- the second height (x+z) can be in the range of from about 15% to about 40% of the first height (h). In some embodiments, the second height (x+z) can be in the range of from about 35 microns to about 50 microns.
- One or more recesses 520 can be formed on the fourth surface 612 b extending into the second substrate 612 , the recesses 520 being formed with similar processes as that of the cavity 614 .
- the recesses 520 can be formed about an edge of the second substrate 612 so as to receive a molding compound 504 such that fourth surface 612 b of the second substrate 612 remains substantially free of any molding compound 504 .
- the cavity 614 formed on the third surface 612 a can be substantially over and above the integrated circuit device 604 but not over the plurality of internal interconnects 620 .
- a plurality of external interconnects 610 can be mounted on the second surface 602 b of the first substrate 620 to facilitate external signal communication.
- a molding compound 618 can be formed between the first substrate 602 and the second substrate 612 such that the molding compound 618 substantially insulates the first substrate 602 , the second substrate 612 , the encapsulation 608 , the internal interconnects 620 , the integrated circuit device 604 , and the cavity 614 .
- the molding compound 618 can be substantially free of void formation and not in contact with the device interconnects 606 .
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Computer Hardware Design (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)
Abstract
Description
Claims (6)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US14/039,938 US9905491B1 (en) | 2013-09-27 | 2013-09-27 | Interposer substrate designs for semiconductor packages |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US14/039,938 US9905491B1 (en) | 2013-09-27 | 2013-09-27 | Interposer substrate designs for semiconductor packages |
Publications (1)
Publication Number | Publication Date |
---|---|
US9905491B1 true US9905491B1 (en) | 2018-02-27 |
Family
ID=61225845
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US14/039,938 Active 2034-01-21 US9905491B1 (en) | 2013-09-27 | 2013-09-27 | Interposer substrate designs for semiconductor packages |
Country Status (1)
Country | Link |
---|---|
US (1) | US9905491B1 (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20220013443A1 (en) * | 2019-06-19 | 2022-01-13 | Advanced Semiconductor Engineering, Inc. | Semiconductor device package and method for manufacturing the same |
US11404341B2 (en) * | 2018-03-20 | 2022-08-02 | Taiwan Semiconductor Manufacturing Company, Ltd. | Package and package-on-package structure having elliptical columns and ellipsoid joint terminals |
Citations (19)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5766986A (en) | 1995-05-26 | 1998-06-16 | Hestia Technologies, Inc. | Method of transfer molding electronic packages and packages produced thereby |
US5963430A (en) * | 1996-07-23 | 1999-10-05 | International Business Machines Corporation | Multi-electronic device package comprising at least two substrates and at least four layers of electrically conductive circuitry |
US6531335B1 (en) | 2000-04-28 | 2003-03-11 | Micron Technology, Inc. | Interposers including upwardly protruding dams, semiconductor device assemblies including the interposers, and methods |
JP2004179578A (en) | 2002-11-29 | 2004-06-24 | Ngk Spark Plug Co Ltd | Wiring board and its manufacturing method |
US6759307B1 (en) | 2000-09-21 | 2004-07-06 | Micron Technology, Inc. | Method to prevent die attach adhesive contamination in stacked chips |
US6780670B2 (en) | 2001-06-15 | 2004-08-24 | Dongbu Electronics Co., Ltd. | Semiconductor package and fabrication method of the same |
US6838319B1 (en) | 2000-08-31 | 2005-01-04 | Micron Technology, Inc. | Transfer molding and underfilling method and apparatus including orienting the active surface of a semiconductor substrate substantially vertically |
US20070148822A1 (en) * | 2005-12-23 | 2007-06-28 | Tessera, Inc. | Microelectronic packages and methods therefor |
US20090032927A1 (en) * | 2007-07-31 | 2009-02-05 | Samsung Electronics Co., Ltd. | Semiconductor substrates connected with a ball grid array |
US7767498B2 (en) | 2005-08-25 | 2010-08-03 | Vitex Systems, Inc. | Encapsulated devices and method of making |
US7872359B2 (en) | 2006-12-26 | 2011-01-18 | Shinko Electric Industries Co., Ltd. | Electronic component contained substrate |
US8106495B2 (en) | 2008-12-17 | 2012-01-31 | Shinko Electric Industries Co., Ltd. | Semiconductor apparatus and manufacturing method thereof |
US8183675B2 (en) | 2007-11-29 | 2012-05-22 | Stats Chippac Ltd. | Integrated circuit package-on-package system with anti-mold flash feature |
US20120164791A1 (en) | 2010-12-27 | 2012-06-28 | Samsung Electro-Mechanics Co., Ltd. | Substrate for semiconductor package and method for manufacturing the same |
US20120187598A1 (en) | 2011-01-20 | 2012-07-26 | Kuo-Yuan Lee | Method and apparatus of compression molding to reduce voids in molding compounds of semiconductor packages |
US8247894B2 (en) * | 2008-03-24 | 2012-08-21 | Stats Chippac Ltd. | Integrated circuit package system with step mold recess |
US20120241950A1 (en) * | 2011-03-25 | 2012-09-27 | Fujitsu Semiconductor Limited | Semiconductor device, method of manufacturing semiconductor device, and electronic apparatus |
US20130181359A1 (en) * | 2012-01-13 | 2013-07-18 | TW Semiconductor Manufacturing Company, Ltd. | Methods and Apparatus for Thinner Package on Package Structures |
US8748229B2 (en) * | 2008-06-11 | 2014-06-10 | Fujitsu Semiconductor Limited | Manufacturing method including deformation of supporting board to accommodate semiconductor device |
-
2013
- 2013-09-27 US US14/039,938 patent/US9905491B1/en active Active
Patent Citations (19)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5766986A (en) | 1995-05-26 | 1998-06-16 | Hestia Technologies, Inc. | Method of transfer molding electronic packages and packages produced thereby |
US5963430A (en) * | 1996-07-23 | 1999-10-05 | International Business Machines Corporation | Multi-electronic device package comprising at least two substrates and at least four layers of electrically conductive circuitry |
US6531335B1 (en) | 2000-04-28 | 2003-03-11 | Micron Technology, Inc. | Interposers including upwardly protruding dams, semiconductor device assemblies including the interposers, and methods |
US6838319B1 (en) | 2000-08-31 | 2005-01-04 | Micron Technology, Inc. | Transfer molding and underfilling method and apparatus including orienting the active surface of a semiconductor substrate substantially vertically |
US6759307B1 (en) | 2000-09-21 | 2004-07-06 | Micron Technology, Inc. | Method to prevent die attach adhesive contamination in stacked chips |
US6780670B2 (en) | 2001-06-15 | 2004-08-24 | Dongbu Electronics Co., Ltd. | Semiconductor package and fabrication method of the same |
JP2004179578A (en) | 2002-11-29 | 2004-06-24 | Ngk Spark Plug Co Ltd | Wiring board and its manufacturing method |
US7767498B2 (en) | 2005-08-25 | 2010-08-03 | Vitex Systems, Inc. | Encapsulated devices and method of making |
US20070148822A1 (en) * | 2005-12-23 | 2007-06-28 | Tessera, Inc. | Microelectronic packages and methods therefor |
US7872359B2 (en) | 2006-12-26 | 2011-01-18 | Shinko Electric Industries Co., Ltd. | Electronic component contained substrate |
US20090032927A1 (en) * | 2007-07-31 | 2009-02-05 | Samsung Electronics Co., Ltd. | Semiconductor substrates connected with a ball grid array |
US8183675B2 (en) | 2007-11-29 | 2012-05-22 | Stats Chippac Ltd. | Integrated circuit package-on-package system with anti-mold flash feature |
US8247894B2 (en) * | 2008-03-24 | 2012-08-21 | Stats Chippac Ltd. | Integrated circuit package system with step mold recess |
US8748229B2 (en) * | 2008-06-11 | 2014-06-10 | Fujitsu Semiconductor Limited | Manufacturing method including deformation of supporting board to accommodate semiconductor device |
US8106495B2 (en) | 2008-12-17 | 2012-01-31 | Shinko Electric Industries Co., Ltd. | Semiconductor apparatus and manufacturing method thereof |
US20120164791A1 (en) | 2010-12-27 | 2012-06-28 | Samsung Electro-Mechanics Co., Ltd. | Substrate for semiconductor package and method for manufacturing the same |
US20120187598A1 (en) | 2011-01-20 | 2012-07-26 | Kuo-Yuan Lee | Method and apparatus of compression molding to reduce voids in molding compounds of semiconductor packages |
US20120241950A1 (en) * | 2011-03-25 | 2012-09-27 | Fujitsu Semiconductor Limited | Semiconductor device, method of manufacturing semiconductor device, and electronic apparatus |
US20130181359A1 (en) * | 2012-01-13 | 2013-07-18 | TW Semiconductor Manufacturing Company, Ltd. | Methods and Apparatus for Thinner Package on Package Structures |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US11404341B2 (en) * | 2018-03-20 | 2022-08-02 | Taiwan Semiconductor Manufacturing Company, Ltd. | Package and package-on-package structure having elliptical columns and ellipsoid joint terminals |
US20220013443A1 (en) * | 2019-06-19 | 2022-01-13 | Advanced Semiconductor Engineering, Inc. | Semiconductor device package and method for manufacturing the same |
US11626360B2 (en) * | 2019-06-19 | 2023-04-11 | Advanced Semiconductor Engineering, Inc. | Semiconductor device package and method for manufacturing the same |
US20230245963A1 (en) * | 2019-06-19 | 2023-08-03 | Advanced Semiconductor Engineering, Inc. | Semiconductor device package and method for manufacturing the same |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN107275294B (en) | Thin chip stack package structure and manufacturing method thereof | |
US10217728B2 (en) | Semiconductor package and semiconductor process | |
US11908779B2 (en) | Land structure for semiconductor package and method therefor | |
US10453762B2 (en) | Shielded fan-out packaged semiconductor device and method of manufacturing | |
US8569869B2 (en) | Integrated circuit packaging system with encapsulation and method of manufacture thereof | |
US7732901B2 (en) | Integrated circuit package system with isloated leads | |
US7489044B2 (en) | Semiconductor package and fabrication method thereof | |
US20120061855A1 (en) | Integrated circuit packaging system with film encapsulation and method of manufacture thereof | |
US8513057B2 (en) | Integrated circuit packaging system with routable underlayer and method of manufacture thereof | |
US20110024887A1 (en) | Integrated circuit packaging system with through silicon via base and method of manufacture thereof | |
US8629567B2 (en) | Integrated circuit packaging system with contacts and method of manufacture thereof | |
US8962393B2 (en) | Integrated circuit packaging system with heat shield and method of manufacture thereof | |
CN104584209A (en) | Thin substrate pop structure | |
US11081371B2 (en) | Chip package process | |
US9293398B2 (en) | Land structure for semiconductor package and method therefor | |
US20150162301A1 (en) | Method for fabricating semiconductor package | |
US11227848B2 (en) | Chip package array, and chip package | |
US9905491B1 (en) | Interposer substrate designs for semiconductor packages | |
US9082738B2 (en) | Semiconductor package with improved thermal properties | |
TWI567882B (en) | Semiconductor device and manufacturing method of the same | |
US20130341807A1 (en) | Semiconductor package structure | |
US11417581B2 (en) | Package structure | |
US9184067B1 (en) | Methods of mitigating defects for semiconductor packages | |
US20080251910A1 (en) | Fabricating method of semiconductor package and heat-dissipating structure applicable thereto | |
US20160163629A1 (en) | Semiconductor package and method of fabricating the same |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: STATS CHIPPAC LTD., SINGAPORE Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:YOON, IN SANG;YANG, DEOKKYUNG;MUN, SEONGHUN;SIGNING DATES FROM 20130925 TO 20131001;REEL/FRAME:031855/0559 |
|
AS | Assignment |
Owner name: STATS CHIPPAC LTD., SINGAPORE Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE REPLACE ORIGINAL ASSIGNMENT STATEMENT DOCUMENT PREVIOUSLY RECORDED ON REEL 031855 FRAME 0559. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT;ASSIGNORS:YOON, IN SANG;YANG, DEOKKYUNG;MUN, SEONGHUN;SIGNING DATES FROM 20130925 TO 20131001;REEL/FRAME:031913/0088 |
|
AS | Assignment |
Owner name: ENERGY, UNITED STATES DEPARTMENT OF, DISTRICT OF C Free format text: CONFIRMATORY LICENSE;ASSIGNOR:BROWN UNIVERSITY;REEL/FRAME:033153/0298 Effective date: 20131209 |
|
AS | Assignment |
Owner name: NATIONAL SCIENCE FOUNDATION, VIRGINIA Free format text: CONFIRMATORY LICENSE;ASSIGNOR:BROWN UNIVERSITY;REEL/FRAME:033297/0043 Effective date: 20131209 |
|
AS | Assignment |
Owner name: STATS CHIPPAC PTE. LTD., SINGAPORE Free format text: CHANGE OF NAME;ASSIGNOR:STATS CHIPPAC LTD.;REEL/FRAME:039439/0430 Effective date: 20160329 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 4 |