US9883082B2 - Timing based corrector for video - Google Patents
Timing based corrector for video Download PDFInfo
- Publication number
- US9883082B2 US9883082B2 US15/520,349 US201415520349A US9883082B2 US 9883082 B2 US9883082 B2 US 9883082B2 US 201415520349 A US201415520349 A US 201415520349A US 9883082 B2 US9883082 B2 US 9883082B2
- Authority
- US
- United States
- Prior art keywords
- signal
- vsync
- video
- output
- clock
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N5/00—Details of television systems
- H04N5/04—Synchronising
- H04N5/06—Generation of synchronising signals
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N5/00—Details of television systems
- H04N5/76—Television signal recording
- H04N5/91—Television signal processing therefor
- H04N5/93—Regeneration of the television signal or of selected parts thereof
- H04N5/95—Time-base error compensation
Definitions
- This disclosure pertains in general to video processing, and more specifically to timing based correctors for stabilizing video timing.
- Analog video (e.g., composite video in formats such as NTSC, PAL and SECAM, sometimes referred to as CVBS) has timing typically defined by vertical synchronization (Vsync) and horizontal synchronization (Hsync) signals. However, the timing defined by these signals may wander in a manner that is out of compliance with requirements for digital video.
- Vsync vertical synchronization
- Hsync horizontal synchronization
- an analog phase-locked loop may be used to lock the analog video when converting to digital.
- the timing of the analog video can vary.
- the horizontal line timing may wander between longer and shorter durations.
- the analog video signal may be sampled with variable timing and will therefore produce a digital video signal that also varies in timing.
- the variability can be so large that the resulting digital video signal will be out of compliance.
- the digital video signal may be clocked by a pixel clock that has a jitter requirement that is more stringent than the variability in the analog timing.
- the High Definition Multimedia Interface (HDMI) specification limits clock jitter to around 0.3 Tbit, which is about a 3% jitter tolerance on the clock period. Tolerances may also be driven by other requirements, such as a stricter requirement on audio signals. For example, some televisions permit only +/ ⁇ 1 or +/ ⁇ 2 audio Compliance Test Specification step variation.
- HDMI High Definition Multimedia Interface
- TBCs Timing Based Correctors
- Frame TBCs may smooth video displays by using a stable oscillator and a frame buffer.
- Digital data for each frame of analog video is stored to the frame buffer and then transmitted out of the frame buffer according to a fixed frequency clock based on the oscillator.
- the digital video data is clocked by a clock which stability is determined by the stability of the oscillator rather than by the stability of the analog timing signals.
- this solution is expensive because it requires a buffer large enough to store at least an entire frame of data. This requires silicon area and pin resources.
- line TBCs buffer a few lines of video data rather than an entire frame.
- the buffered lines are clocked out by a clock based on a stable oscillator. This is less costly than a frame TBD, but line TBCs have their own drawbacks. It is not uncommon for line TBCs to drop or repeat video data, even during normal play mode. Because input video timing may vary significantly, video content received in line buffers may vary substantially. Video content received in line buffers may not be sufficient for display, or video content may exceed the capacity of line buffers.
- Embodiments of the present disclosure are related to a device that stabilizes video timing signals.
- Various embodiments are configured to generate an output video clock signal based on an input Vsync signal of an analog video signal, but without exceeding jitter requirements on the output video clock signal.
- such a device includes a video PLL controller and a Vsync generator.
- the video PLL controller may include a phase frequency detector, a digital filter, and a limiter module.
- the Vsync generator may include a pixel clock generator and a video timing generator.
- the video PLL controller generates a fraction based on the difference between the input Vsync signal and an output Vsync signal.
- the Vsync generator generates a set of video timing signals including the output Hsync, output Vsync, and data enable (“DE”).
- the set of video timing signals may be provided to a TBC controller along with the video data, the input Vsync signal, and the input Hsync signal.
- the video data may be written into a line buffer according to the input timing signals and read out from the line buffer according to the output timing signals.
- This type of device may be used for many applications, including converting an analog video signal to a digital video signal.
- the device is implemented with a CVBS decoder, a TBC controller, a line buffer, and an HDMI encoder.
- the device regulates the video timing signal of the analog video signal such that the output video clock of the output video from the line buffer complies with the jitter requirements.
- Various embodiments may include a fully controllable phase lock loop (“PLL”) that includes an analog PLL and a digital PLL.
- a clock frequency may be regulated to follow the input Vsync rate and to comply with jitter requirements. Picture rolling, artificial picture in normal play mode, video black screen, audio mute issues and many other issues may be avoided.
- FIG. 1 is a block diagram of an example device for converting an analog video signal into digital video data and corresponding clock.
- FIG. 2 is a block diagram of an example timing based corrector for stabilizing timing signals, suitable for use in the device of FIG. 1 .
- FIG. 3 is a block diagram of a digital filter, suitable for use in the timing based corrector of FIG. 2 .
- FIG. 1 is a block diagram of an example device for converting an analog video signal into digital video data and corresponding clock.
- the device 100 includes a CVBS decoder 110 , a timing based corrector (TBC) 150 , a TBC controller 155 , a line buffer 160 , and an HDMI encoder 190 .
- the CVBS decoder is coupled to the TBC 150 and the TBC controller 155 .
- the TBC 150 is coupled to the TBC controller 155 , which is coupled to the line buffer 160 .
- the line buffer 160 is further coupled to the HDMI encoder 190 .
- the HDMI encoder is just an example. Digital video formats other than HDMI may also be used.
- the CVBS decoder 110 decodes an incoming video signal into digital video data with timing signals such as a vertical synchronization (Vsync) signal and a horizontal synchronization (Hsync) signal.
- the incoming video signal is the sampled version of the analog video signal.
- the digital video data may be YUV format of a video frame. Other digital video formats may also be used.
- the timing signals generated by the CVBS decoder will be referred to as “input” timing signals because they are based on the timing signals from the analog video signal and will suffer from the same timing variability as the original analog timing signals.
- the input Vsync and Hsync signals (denoted as input Vs, Hs in the figure) may be sampled versions of the analog Vsync and Hsync signals. If the output video clock were based directly on these input Vsync and Hsync signals, it would also suffer from the same timing variability which might make the output video clock non-compliant with its timing requirements.
- the TBC 150 stabilizes these timing signals such that the output video clock signal complies with its jitter requirements.
- the TBC 150 receives the time varying input Vsync signals and generates a more stable output Vsync signal while still trying to follow the input Vsync signal.
- An output Hsync signal is generated from the output Vsync signal.
- These adjusted signals, rather than the input Vsync and Hsync signals, are used to time the digital video data. That is, the output video clock signal is generated based on the output Vsync and Hsync signals, rather than based on the input Vsync and Hsync signals.
- the TBC controller 155 receives the digital video data and multiple sets of timing signals. These may come from both the CVBS decoder 110 and the TBC 150 .
- the TBC controller 155 controls the line buffer 160 based on these timing signals.
- the digital video data is written into the line buffer 160 clocked by the original timing signals generated by the CVBS decoder 110 (i.e., the input Hsync and Vsync signals and data enable (DE).)
- the digital video data is read out of the line buffer clocked by the timing signals generated by the TBC 150 (i.e., the output Hsync and Vsync signals and data enable (DE).)
- the TBC may automatically readjust the output clock frequency to follow the input Vsync rate. Picture display may be returned back to normal quickly. For example, when the source video is in the worst case, output video content may be broken. In other words, excessive variation in timing signals of the source video may cause broken video content because line buffers cannot compensate the huge timing variation. When the source video returns to normal from the worst case, the line buffer write and read pointer may be reset such that the output video may be reset back to normal immediately.
- the digital video data is transmitted to the HDMI encoder 190 from the line buffer 160 according to the timing signals generated by the TBC 150 .
- the digital video data is encoded by the HDMI encoder 190 into an HDMI digital video data signal with a corresponding video clock signal (e.g., pixel clock).
- This video clock signal is based on the output Vsync and Hsync signals, which have been conditioned by the TBC 150 so that the resulting video clock signal is compliant with its jitter requirements.
- FIG. 2 is a block diagram of an example timing based corrector for stabilizing timing signals, suitable for use in the device of FIG. 1 .
- the TBC 150 includes a video PLL controller 210 and a Vsync generator 250 .
- the video PLL controller 210 compares the input Vsync signal and the output Vsync signal and generates a control signal 240 used to adjust the output Vsync signal.
- the control signal 240 is designed so that the output Vsync signal tries to synchronize with the input Vsync signal but within limits so that the output video clock does not exceed its jitter requirements.
- the control signal 240 will cause the output Vsync signal to vary less rapidly.
- the control signal 240 is received by the Vsync generator 250 , which generates the output Vsync signal according to the control signal.
- the Vsync generator 250 also produces the output Hsync signal, based on the output Vsync signal (rather than by adjusting the input Hsync signal).
- FIG. 2 also shows example embodiments of the video PLL controller 210 and Vsync generator 250 .
- the video PLL controller 210 includes a phase frequency detector (PFD) 220 , a digital filter 225 , and a limiter module 230 .
- the PFD 220 determines a phase difference between the input Vsync signal and the output Vsync signal.
- the PFD 220 tracks the input Vsync signal from two directions (i.e., can compare the output Vsync signal to either the input Vsync signal immediately before or to the input Vsync signal immediately after).
- the PFD 220 may always track the input Vsync signal that is closest to the output Vsync signal, such that the phase difference between the input Vsync signal and the output Vsync signal does not exceed 180 degrees (or 50% duty cycle).
- the digital filter 225 filters the phase difference and generates a Vsync adjustment signal 227 .
- the digital filter 225 is a feed forward 2 nd -order loop filter, which may improve the phase-locked loop locking behavior.
- the digital filter 225 may add a zero point to stabilize the phase lock loop thereby removing or reducing phase lock overshooting.
- the Vsync adjustment signal 227 may result in an output video clock that exceeds jitter requirements. Therefore, the Vsync adjustment signal 227 is provided to the limiter module 230 which outputs a limited Vsync adjustment signal 240 .
- the limited Vsync adjustment signal 240 is a fraction step (as will be described in more detail below).
- the limiter module 230 includes a clip module 232 and a fraction step controller 234 .
- the clip module defines a predetermined range for the adjustment signal, including an upper limit and a lower limit (e.g., ⁇ f to +f) for the output frequency for updating the fraction step.
- the Vsync adjustment signal 227 is clipped by the clip module 232 to a predefined range such that the output video clock meets the jitter requirements.
- the fraction step controller 234 limits the adjustment step. That is, the fraction step controller 234 determines a schedule for updating the fraction step to regulate the adjustment step and the adjustment speed.
- the fraction step controller 234 generates the fraction step 240 based on the clipped Vsync adjustment signal 227 .
- the fraction step is updated at each frame. In another embodiment, the fraction step is updated every several lines.
- the adjustment step and/or the adjustment speed are externally configurable.
- the example Vsync generator 250 shown in FIG. 2 includes a pixel clock generator 260 and a video timing generator 270 .
- the pixel clock generator 260 generates a pixel clock signal (i.e., the output video clock) for the video data.
- the video timing generator 270 generates a set of video timing signals including the output Hsync, output Vsync, and data enable (DE), consistent with the pixel clock signal.
- the pixel clock signal complies with the jitter requirements.
- the pixel clock generator 260 includes a digital PLL (DPLL) controller 262 and a DPLL 264 .
- the DPLL controller 262 generates a digital PLL control signal, which controls generation of the pixel clock signal by the DPLL 264 .
- the DPLL controller 262 generates an output Hsync signal based on the limited Vsync adjustment signal 240 (i.e., the fraction step generated by the fraction step controller 234 ).
- the DPLL controller 262 determines the period for generating the output Hsync signal.
- the period may vary slightly from one Hsync signal to the next.
- the period is defined relative to a fixed clock.
- the clock is fixed at 108 MHz (8*13.5 MHz), and the period for generating the output Hsync signal is adjusted by adjusting the number of clock cycles per period.
- the Hsync period is defined by a base (i.e., Hsync period base) and an offset (i.e., Hsync period offset).
- the Hsync period offset may be represented by delta_ n ⁇ delta_ f* 6912/31.5 (2), where delta_f is the difference between 0.5 and the PLL fraction step generated by the video PLL controller 210 , and delta_n is the Hsync period offset.
- delta_f is the difference between 0.5 and the PLL fraction step generated by the video PLL controller 210
- delta_n is the Hsync period offset.
- N ⁇ F 31.5
- the clock signal generated is 108 MHz.
- the ratio of the time difference between Hsync and 6912 equals to the ratio of the difference between N ⁇ F and 31.5.
- the DPLL 264 generates a pixel clock signal according to the control signal provided by the DPLL controller 262 .
- the pixel clock signal is subsequently provided to the video timing generator 270 , which generates a set of video timing signals according to the pixel clock signal.
- the video timing generator 270 generates the output Hsync signal and the output Vsync signal, according to which the digital video data for each frame is read out from the line buffer.
- the pixel clock generator 260 may include a divider that is configured to divide the frequency of the pixel clock signal. In one embodiment, the output pixel clock signal is 13.5 MHz.
- FIG. 3 is a block diagram of a digital filter, suitable for use in the timing based corrector of FIG. 2 .
- the filter 225 is a feed forward similar second-order loop filter.
- the transfer function for this filter is
- H ⁇ ( z ) k ⁇ ( 1 - k 1 ⁇ z - 1 ) ⁇ 1 - k 2 1 - k 2 ⁇ z - 1 ⁇ 1 1 - z - 1 . ( 3 )
Landscapes
- Engineering & Computer Science (AREA)
- Multimedia (AREA)
- Signal Processing (AREA)
- Control Of Indicators Other Than Cathode Ray Tubes (AREA)
- Synchronizing For Television (AREA)
Abstract
Description
(108*6912)/(Hs period)=(N·F*24)/7 (1),
where N is the PLL integer and F is the PLL fraction part, (N·F*24)/7 is the DPLL output clock frequency, N·F is the configuration input to the
delta_n≈delta_f*6912/31.5 (2),
where delta_f is the difference between 0.5 and the PLL fraction step generated by the
Claims (19)
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
PCT/CN2014/089879 WO2016065571A1 (en) | 2014-10-30 | 2014-10-30 | Timing based corrector for video |
Publications (2)
Publication Number | Publication Date |
---|---|
US20170318198A1 US20170318198A1 (en) | 2017-11-02 |
US9883082B2 true US9883082B2 (en) | 2018-01-30 |
Family
ID=55856391
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US15/520,349 Active US9883082B2 (en) | 2014-10-30 | 2014-10-30 | Timing based corrector for video |
Country Status (3)
Country | Link |
---|---|
US (1) | US9883082B2 (en) |
CN (1) | CN107113368B (en) |
WO (1) | WO2016065571A1 (en) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE102016108079A1 (en) * | 2016-05-02 | 2017-11-02 | Carl Zeiss Microscopy Gmbh | ARTIFICIAL REDUCTION IN ANGLE DETECTIVE LIGHTING |
Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20050062887A1 (en) * | 2003-09-20 | 2005-03-24 | Samsung Electronics Co., Ltd. | Display synchronization signal generation apparatus and method in analog video signal receiver |
CN1812483A (en) | 2005-01-28 | 2006-08-02 | 晨星半导体股份有限公司 | Frame-based phase-locked display controller and method thereof |
CN1960461A (en) | 2005-10-31 | 2007-05-09 | 三星电子株式会社 | Video signal receiver including display synchronizing signal generation device and control method thereof |
US20080266454A1 (en) * | 2007-04-27 | 2008-10-30 | Realtek Semiconductor Corp. | Video sink device |
US20120147267A1 (en) | 2010-12-10 | 2012-06-14 | Analog Devices, Inc. | Video processor timing generation |
-
2014
- 2014-10-30 US US15/520,349 patent/US9883082B2/en active Active
- 2014-10-30 WO PCT/CN2014/089879 patent/WO2016065571A1/en active Application Filing
- 2014-10-30 CN CN201480083894.3A patent/CN107113368B/en active Active
Patent Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20050062887A1 (en) * | 2003-09-20 | 2005-03-24 | Samsung Electronics Co., Ltd. | Display synchronization signal generation apparatus and method in analog video signal receiver |
CN1853410A (en) | 2003-09-20 | 2006-10-25 | 三星电子株式会社 | Display synchronization signal generation apparatus and method in analog video signal receiver |
CN1812483A (en) | 2005-01-28 | 2006-08-02 | 晨星半导体股份有限公司 | Frame-based phase-locked display controller and method thereof |
CN1960461A (en) | 2005-10-31 | 2007-05-09 | 三星电子株式会社 | Video signal receiver including display synchronizing signal generation device and control method thereof |
US20080266454A1 (en) * | 2007-04-27 | 2008-10-30 | Realtek Semiconductor Corp. | Video sink device |
US20120147267A1 (en) | 2010-12-10 | 2012-06-14 | Analog Devices, Inc. | Video processor timing generation |
Non-Patent Citations (1)
Title |
---|
PCT International Search Report and Written Opinion, PCT/CN2014/089879, dated Jun. 12, 2015, 11 pgs. |
Also Published As
Publication number | Publication date |
---|---|
CN107113368A (en) | 2017-08-29 |
US20170318198A1 (en) | 2017-11-02 |
CN107113368B (en) | 2020-09-01 |
WO2016065571A1 (en) | 2016-05-06 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7787578B2 (en) | Method and apparatus for synchronizing multimedia data stream | |
US8619932B2 (en) | Signal transmission system with clock signal generator configured for generating clock signal having stepwise/smooth frequency transition and related signal transmission method thereof | |
KR20110030569A (en) | Circuit for correcting an output clock frequency in a receiving device | |
US8446527B2 (en) | System of programmable time intervals used for video signal synchronization | |
US8233092B2 (en) | Video signal processing device | |
US20150116594A1 (en) | Pixel clock generation circuit and method thereof | |
US9883082B2 (en) | Timing based corrector for video | |
US8040435B2 (en) | Apparatus for detecting synchronization | |
TWI463865B (en) | Multi-slicing horizontal syncronization signal generating apparatus and method | |
US6674482B1 (en) | Apparatus for generating sync of digital television | |
US8223265B2 (en) | Horizontal and vertical synchronization signal generating circuit | |
KR102101835B1 (en) | Pixel clock generator, digital tv including the same, and method of generating pixel clock | |
KR100317289B1 (en) | apparatus for correcting sync in digital TV | |
JP2000172213A (en) | Position control circuit | |
CN111277725B (en) | Automatic video detection phase synchronization system and method | |
US5258841A (en) | Horizontal synchronizing signal separation circuit | |
JP2005124089A (en) | Video signal processor | |
JP2006186548A (en) | Phase synchronization circuit | |
JPH0767144B2 (en) | Image signal synchronization circuit | |
JPS6161755B2 (en) | ||
JPH06164376A (en) | Pll circuit | |
JP2002359753A (en) | Video display and video image stabilizing method | |
KR100370073B1 (en) | Apparatus and Method of Frame Sync Control for VCR Record output of Digital Broadcasting | |
JP2007288526A (en) | Pll circuit and dot clock generation circuit using same | |
JPH0340667A (en) | Synchronizing circuit for video signal |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: SILICON IMAGE, INC., CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:LIU, GENLIN;ZHANG, BING;SIGNING DATES FROM 20150513 TO 20150514;REEL/FRAME:043095/0250 |
|
AS | Assignment |
Owner name: LATTICE SEMICONDUCTOR CORPORATION, OREGON Free format text: MERGER;ASSIGNOR:SILICON IMAGE, INC.;REEL/FRAME:043102/0160 Effective date: 20150513 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
CC | Certificate of correction | ||
AS | Assignment |
Owner name: WELLS FARGO BANK, NATIONAL ASSOCIATION, AS ADMINIS Free format text: SECURITY INTEREST;ASSIGNOR:LATTICE SEMICONDUCTOR CORPORATION;REEL/FRAME:049980/0786 Effective date: 20190517 Owner name: WELLS FARGO BANK, NATIONAL ASSOCIATION, AS ADMINISTRATIVE AGENT, COLORADO Free format text: SECURITY INTEREST;ASSIGNOR:LATTICE SEMICONDUCTOR CORPORATION;REEL/FRAME:049980/0786 Effective date: 20190517 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 4 |