US9312819B1 - Active inductor and associated amplifying circuit - Google Patents

Active inductor and associated amplifying circuit Download PDF

Info

Publication number
US9312819B1
US9312819B1 US14/666,779 US201514666779A US9312819B1 US 9312819 B1 US9312819 B1 US 9312819B1 US 201514666779 A US201514666779 A US 201514666779A US 9312819 B1 US9312819 B1 US 9312819B1
Authority
US
United States
Prior art keywords
terminal
transistor
resistor
source
active inductor
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
US14/666,779
Other languages
English (en)
Inventor
Yen-Chung Chen
Tsai-Ming Yang
Yi-Lin Lee
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Taiwan Semiconductor Manufacturing Co TSMC Ltd
Global Unichip Corp
Original Assignee
Taiwan Semiconductor Manufacturing Co TSMC Ltd
Global Unichip Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Taiwan Semiconductor Manufacturing Co TSMC Ltd, Global Unichip Corp filed Critical Taiwan Semiconductor Manufacturing Co TSMC Ltd
Priority to US14/666,779 priority Critical patent/US9312819B1/en
Assigned to GLOBAL UNICHIP CORPORATION, TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD reassignment GLOBAL UNICHIP CORPORATION ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: LEE, YI-LIN, CHEN, YEN-CHUNG, YANG, TSAI-MING
Priority to TW104118576A priority patent/TWI556573B/zh
Application granted granted Critical
Publication of US9312819B1 publication Critical patent/US9312819B1/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03F—AMPLIFIERS
    • H03F1/00—Details of amplifiers with only discharge tubes, only semiconductor devices or only unspecified devices as amplifying elements
    • H03F1/42—Modifications of amplifiers to extend the bandwidth
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03F—AMPLIFIERS
    • H03F3/00—Amplifiers with only discharge tubes or only semiconductor devices as amplifying elements
    • H03F3/04—Amplifiers with only discharge tubes or only semiconductor devices as amplifying elements with semiconductor devices only
    • H03F3/16—Amplifiers with only discharge tubes or only semiconductor devices as amplifying elements with semiconductor devices only with field-effect devices
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03F—AMPLIFIERS
    • H03F3/00—Amplifiers with only discharge tubes or only semiconductor devices as amplifying elements
    • H03F3/45—Differential amplifiers
    • H03F3/45071—Differential amplifiers with semiconductor devices only
    • H03F3/45076—Differential amplifiers with semiconductor devices only characterised by the way of implementation of the active amplifying circuit in the differential amplifier
    • H03F3/45179—Differential amplifiers with semiconductor devices only characterised by the way of implementation of the active amplifying circuit in the differential amplifier using MOSFET transistors as the active amplifying circuit
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03F—AMPLIFIERS
    • H03F3/00—Amplifiers with only discharge tubes or only semiconductor devices as amplifying elements
    • H03F3/45—Differential amplifiers
    • H03F3/45071—Differential amplifiers with semiconductor devices only
    • H03F3/45076—Differential amplifiers with semiconductor devices only characterised by the way of implementation of the active amplifying circuit in the differential amplifier
    • H03F3/45179—Differential amplifiers with semiconductor devices only characterised by the way of implementation of the active amplifying circuit in the differential amplifier using MOSFET transistors as the active amplifying circuit
    • H03F3/45183—Long tailed pairs
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03H—IMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS; RESONATORS
    • H03H11/00—Networks using active elements
    • H03H11/46—One-port networks
    • H03H11/48—One-port networks simulating reactances
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03F—AMPLIFIERS
    • H03F2203/00—Indexing scheme relating to amplifiers with only discharge tubes or only semiconductor devices as amplifying elements covered by H03F3/00
    • H03F2203/45—Indexing scheme relating to differential amplifiers
    • H03F2203/45026—One or more current sources are added to the amplifying transistors in the differential amplifier
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03F—AMPLIFIERS
    • H03F2203/00—Indexing scheme relating to amplifiers with only discharge tubes or only semiconductor devices as amplifying elements covered by H03F3/00
    • H03F2203/45—Indexing scheme relating to differential amplifiers
    • H03F2203/45201—Indexing scheme relating to differential amplifiers the differential amplifier contains one or more reactive elements, i.e. capacitive or inductive elements, in the load
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03F—AMPLIFIERS
    • H03F2203/00—Indexing scheme relating to amplifiers with only discharge tubes or only semiconductor devices as amplifying elements covered by H03F3/00
    • H03F2203/45—Indexing scheme relating to differential amplifiers
    • H03F2203/45244—Indexing scheme relating to differential amplifiers the differential amplifier contains one or more explicit bias circuits, e.g. to bias the tail current sources, to bias the load transistors

Definitions

  • the present invention relates to an inductor and an associated amplifying circuit, and more particularly to an active inductor and an associated amplifying circuit.
  • FIG. 1A is a schematic circuit diagram of a conventional amplifying circuit.
  • FIG. 1B is a plot illustrating the relationships between the gain value and the frequency of the amplifying circuit of FIG. 1A .
  • the amplifying circuit 100 comprises a transistor T, a capacitor C, a resistor R and an inductor L.
  • the resistor R and the inductor L are connected with each other in series and collaboratively considered as an inductive load 110 .
  • the gate terminal of the transistor T is an input terminal of the amplifying circuit 100 for receiving an input signal vi.
  • the drain terminal of the transistor T is an output terminal of the amplifying circuit 100 for outputting an output signal vo.
  • the source terminal of the transistor T is connected to a ground terminal.
  • the resistor R and the inductor L are serially connected between a voltage source Vdd and the output terminal of the amplifying circuit 100 .
  • the capacitor C is connected between the output terminal of the amplifying circuit 100 and the ground terminal.
  • the amplifying circuit 100 has a bandwidth x. Whereas, if the inductor L is included in the amplifying circuit 100 , the bandwidth of the amplifying circuit 100 gradually increases with the increasing inductance value.
  • the bandwidth of the amplifying circuit 100 is approximately equal to 1.7x.
  • the bandwidth of the amplifying circuit 100 having the inductor L with the optimal inductance value Lopt is about 1.7 times the bandwidth of the amplifying circuit 100 having no inductor.
  • the optimal inductance value Lopt is 0.4R 2 C for a maximally flat frequency response.
  • the inductor L of the amplifying circuit 100 can further increase the bandwidth of the amplifying circuit 100 if gain peaking of around 20% can be tolerated.
  • the inductor can be designed on a two-dimensional plane.
  • the area budget of this type of IC circuitry is often constrained, it is difficult to design the inductor having the optimized performance within reasonable area.
  • an active inductor was disclosed. Since the active inductor has the characteristics of the conventional inductor, the active inductor may be applied to the amplifying circuit.
  • FIG. 2A is a schematic circuit diagram of a conventional active inductor.
  • FIG. 2B is a schematic circuit diagram illustrating a small signal model of the conventional active inductor of FIG. 2A .
  • FIG. 2C is a plot illustrating the relationships between the impedance and the frequency of the conventional active inductor of FIG. 2A .
  • the active inductor 210 may be connected to the output terminal of the amplifying circuit 100 as shown in FIG. 1A in order to replace the inductive load 110 of the amplifying circuit 100 .
  • the active inductor 210 comprises a transistor M and a resistor R.
  • the resistor R is connected between the gate terminal of the transistor M and the voltage source Vdd.
  • the drain terminal of the transistor M is connected to the voltage source Vdd.
  • a parasitic capacitor Cgs is connected between the gate terminal and the source terminal of the transistor M.
  • a current flows through the drain terminal and the source terminal.
  • the magnitude of the small signal current is equal to gm ⁇ vgs, wherein gm is a transconductance value of the transistor M.
  • FIG. 2C illustrates the relationships between the impedance and the frequency of the conventional active inductor 210 .
  • the frequency is lower than ⁇ z
  • ) is 1/gm.
  • the frequency is higher than oz
  • ) rises and reaches its maximum of R. If R>1/gm, the active inductor 210 has lower impedance in the lower frequency band and higher impedance in the higher frequency band. Consequently, the active inductor 210 may be considered as the inductive load.
  • FIG. 3 is a schematic circuit diagram of another conventional active inductor.
  • the active inductor 310 may be connected to the output terminal of the amplifying circuit 100 as shown in FIG. 1A in order to replace the inductive load 110 of the amplifying circuit 100 .
  • the active inductor 310 comprises a transistor M, a capacitor L and a resistor R.
  • the drain terminal of the transistor M is connected to a first voltage source Vdd.
  • the resistor R is connected between the gate terminal of the transistor M and a second voltage source Vbh.
  • the capacitor C is connected between the second voltage source Vbh and a ground terminal.
  • the relationships between the impedance and the frequency of the active inductor 310 are similar to the relationships between the impedance and the frequency of the active inductor 210 , and are not redundantly described herein.
  • the active inductor 310 may be considered as the inductive load.
  • the present invention provides an active inductor with a novel structure. Consequently, the active inductor is used as an inductive load and applied to an amplifying circuit to increase the circuit bandwidth.
  • An embodiment of the present invention provides an active inductor.
  • the active inductor includes a first transistor, a capacitor, a second transistor, a first resistor, a second resistor, and a bias current source.
  • a source terminal of the first transistor is a first terminal of the active inductor and connected to a first voltage source.
  • a first terminal of the capacitor is connected to the source terminal of the first transistor.
  • a second terminal of the capacitor is connected to a gate terminal of the first transistor.
  • a drain terminal of the second transistor is connected to the source terminal of the first transistor.
  • a gate terminal of the second transistor is connected to a drain terminal of the first transistor.
  • a first terminal of the first resistor is connected to the drain terminal of the first transistor.
  • a second terminal of the first resistor is connected to a second terminal of the active inductor.
  • a first terminal of the second resistor is connected to a source terminal of the second transistor and a second terminal of the second resistor is connected to the gate terminal of the first transistor.
  • a first terminal of the bias current source is connected to the second terminal of the second resistor.
  • a second terminal of the bias current source is connected to a second voltage source.
  • the amplifying circuit includes a first transistor, a first active inductor and a first bias current source.
  • a gate terminal of the first transistor receives a first input signal.
  • a drain terminal of the first transistor generates a first output signal.
  • the first active inductor is connected between a first voltage source and the drain terminal of the first transistor.
  • the first bias current source is connected between a second voltage source and a source terminal of the first transistor.
  • the first active inductor includes a second transistor, a third transistor, a first capacitor, a first resistor, a second resistor and a second bias current source.
  • a source terminal of the second transistor is connected to the first voltage source.
  • a first terminal of the first capacitor is connected to the source terminal of the second transistor.
  • a second terminal of the first capacitor is connected to a gate terminal of the second transistor.
  • a drain terminal of the third transistor is connected to the source terminal of the second transistor.
  • a gate terminal of the third transistor is connected to a drain terminal of the second transistor.
  • a first terminal of the first resistor is connected to the drain terminal of the second transistor.
  • a second terminal of the first resistor is connected to the drain terminal of the first transistor.
  • a first terminal of the second resistor is connected to a source terminal of the third transistor.
  • a second terminal of the second resistor is connected to the gate terminal of the first transistor.
  • a first terminal of the second bias current source is connected to the second terminal of the second resistor.
  • a second terminal of the second bias current source is connected to a second voltage source.
  • FIG. 1A (prior art) is a schematic circuit diagram of a conventional amplifying circuit
  • FIG. 1B (prior art) is a plot illustrating the relationships between the gain value and the frequency of the amplifying circuit of FIG. 1A ;
  • FIG. 2A (prior art) is a schematic circuit diagram of a conventional active inductor
  • FIG. 2B (prior art) is a schematic circuit diagram illustrating a small signal model of the conventional active inductor of FIG. 2A ;
  • FIG. 2C (prior art) is a plot illustrating the relationships between the impedance and the frequency of the conventional active inductor of FIG. 2A ;
  • FIG. 3 (prior art) is a schematic circuit diagram of another conventional active inductor
  • FIG. 4A is a schematic circuit diagram of an active inductor according to an embodiment of the present invention.
  • FIG. 4B is a plot illustrating the relationships between the impedance and the frequency of the active inductor of FIG. 4A ;
  • FIG. 5 is a schematic circuit diagram of an amplifying circuit with the active inductor of the present invention.
  • FIG. 6A is a schematic circuit diagram of a differential amplifying circuit with the active inductors of the present invention.
  • FIG. 6B is a plot illustrating the relationships between the gain value and the frequency of the differential amplifying circuit of FIG. 6A .
  • FIG. 4A is a schematic circuit diagram of an active inductor according to an embodiment of the present invention.
  • FIG. 4B is a plot illustrating the relationships between the impedance and the frequency of the active inductor of FIG. 4A .
  • the active inductor 410 comprises a transistor M 1 , a transistor M 2 , a first resistor R 1 , a second resistor R 2 , a capacitor C 1 and a bias current source Ib.
  • the active inductor 410 has a first terminal “a” and a second terminal “b”.
  • the first terminal “a” of the active inductor 410 is connected to a first voltage source Vdd.
  • the transistor M 1 is a P-type transistor
  • the transistor M 2 is an N-type transistor.
  • the source terminal of the transistor M 1 is connected to the first terminal “a” of the active inductor 410 .
  • a first terminal of the capacitor C 1 is connected to the source terminal of the transistor M 1 .
  • a second terminal of the capacitor C 1 is connected to the gate terminal of the transistor M 1 .
  • the drain terminal of the transistor M 2 is connected to the source terminal of the transistor M 1 .
  • the gate terminal of the transistor M 2 is connected to the drain terminal of the transistor M 1 .
  • a first terminal of the first resistor R 1 is connected to the drain terminal of the transistor M 1 .
  • a second terminal of the first resistor R 1 is connected to the second terminal “b” of the active inductor 410 .
  • a first terminal of the second resistor R 2 is connected to the source terminal of the transistor M 2 .
  • a first terminal of the bias current source Ib is connected to a second terminal of the second resistor R 2 .
  • a second terminal of the bias current source Ib is connected to a second voltage source Vss.
  • the transistor M 1 is operated in triode region, transistor M 2 is operated at saturation region, acting as a source follower and biases gate of transistor M 1 properly so it remains in triode region.
  • the capacitor C 1 at low frequency can be considered in an open-circuit state.
  • the impedance value of the active inductor 410 is equal to (1/gds 1 )+R 1 , wherein gds 1 is the conductance value of the transistor M 1 if operated in triode region.
  • the parasitic capacitor Cgs of the transistor M 1 and the transistor M 2 is in a short-circuit state and the capacitor C 1 is in the short-circuit state.
  • the impedance value of the active inductor 410 is approximately equal to R 1 +R 2 .
  • FIG. 4B illustrates the relationships between the impedance and the frequency of the active inductor 410 .
  • ) is about (1/gds 1 )+R 1 .
  • ) is about R 1 +R 2 . Since R 2 >1/gds 1 , the active inductor 410 has lower impedance in the lower frequency band and higher impedance in the higher frequency band. Consequently, this has the characteristics of an inductive load.
  • FIG. 5 is a schematic circuit diagram of an amplifying circuit with the active inductor of the present invention.
  • the amplifying circuit 500 comprises a transistor T 1 , a bias current source Ib 1 and an active inductor 510 .
  • the gate terminal of the transistor T 1 is an input terminal of the amplifying circuit 500 for receiving an input signal vi.
  • the active inductor 510 is connected between the drain terminal of the transistor T 1 and a first voltage source Vdd.
  • the bias current source Ib 1 is connected between the source terminal of the transistor T 1 and the second voltage source Vss.
  • the drain terminal of the transistor T 1 is an output terminal of the amplifying circuit 500 for outputting an output signal vo.
  • the active inductor 510 comprises a transistor M 1 , a transistor M 2 , a first resistor R 1 , a second resistor R 2 , a capacitor C 1 and a bias current source Ib 2 . Moreover, the active inductor 510 has a first terminal “a” and a second terminal “b”. The first terminal “a” of the active inductor 510 is connected to the first voltage source Vdd. The second terminal “b” of the active inductor 510 is connected to the output terminal of the amplifying circuit 500 .
  • the relationships between the components of the active inductor 510 are similar to those of FIG. 4B , and are not redundantly described herein.
  • FIG. 6A is a schematic circuit diagram of a differential amplifying circuit with the active inductors of the present invention.
  • FIG. 6B is a plot illustrating the relationships between the gain value and the frequency of the differential amplifying circuit of FIG. 6A .
  • the differential amplifying circuit 600 comprises a differential pair circuit 630 , a first active inductor 610 and a second active inductor 620 .
  • the differential pair circuit 630 comprises a transistor T 1 , a transistor T 2 and a bias current source Ib 1 .
  • the gate terminal of the transistor T 1 is a first input terminal of the differential amplifying circuit 600 for receiving a positive input signal vin+.
  • the first active inductor 610 is connected between the drain terminal of the transistor T 1 and a first voltage source Vdd.
  • the bias current source Ib 1 is connected between the source terminal of the transistor T 1 and a second voltage source Vss.
  • the drain terminal of the transistor T 1 is a first output terminal of the differential amplifying circuit 600 for outputting a negative output signal vout ⁇ .
  • the gate terminal of the transistor T 2 is a second input terminal of the differential amplifying circuit 600 for receiving a negative input signal vin ⁇ .
  • the second active inductor 620 is connected between the drain terminal of the transistor T 2 and the first voltage source Vdd.
  • the source terminal of the transistor T 2 is connected to the source terminal of the transistor T 1 .
  • the drain terminal of the transistor T 2 is a second output terminal of the differential amplifying circuit 600 for outputting a positive output signal vout+.
  • the first active inductor 610 comprises a transistor M 1 , a transistor M 2 , a first resistor R 1 , a second resistor R 2 , a capacitor C 1 and a bias current source 1 b 2 . Moreover, the first active inductor 610 has a first terminal “a 1 ” and a second terminal “b 1 ”. The first terminal “a 1 ” of the first active inductor 610 is connected to the first voltage source Vdd. The second terminal “b 1 ” of the first active inductor 610 is connected to the first output terminal of the differential amplifying circuit 600 .
  • the relationships between the components of the first active inductor 610 are similar to those of FIG. 4B , and are not redundantly described herein.
  • the second active inductor 620 comprises a transistor M 3 , a transistor M 4 , a third resistor R 3 , a fourth resistor R 4 , a capacitor C 2 and a bias current source 1 b 3 . Moreover, the second active inductor 620 has a first terminal “a 2 ” and a second terminal “b 2 ”. The first terminal “a 2 ” of the second active inductor 620 is connected to the first voltage source Vdd. The second terminal “b 2 ” of the second active inductor 620 is connected to the second output terminal of the differential amplifying circuit 600 .
  • the relationships between the components of the second active inductor 620 are similar to those of FIG. 4B , and are not redundantly described herein.
  • FIG. 6B illustrates the relationships between the gain value and the frequency of the differential amplifying circuit 600 .
  • the gain value at the corner frequency increases.
  • the differential amplifying circuit 600 has an inductive load for increasing the bandwidth of the differential amplifying circuit 600 .
  • the present invention provides an active inductor with a novel structure. Consequently, the active inductor is used as an inductive load and applied to an amplifying circuit to increase the circuit bandwidth.

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Amplifiers (AREA)
  • Networks Using Active Elements (AREA)
US14/666,779 2015-03-24 2015-03-24 Active inductor and associated amplifying circuit Active US9312819B1 (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
US14/666,779 US9312819B1 (en) 2015-03-24 2015-03-24 Active inductor and associated amplifying circuit
TW104118576A TWI556573B (zh) 2015-03-24 2015-06-09 主動式電感器及其相關的放大器電路

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US14/666,779 US9312819B1 (en) 2015-03-24 2015-03-24 Active inductor and associated amplifying circuit

Publications (1)

Publication Number Publication Date
US9312819B1 true US9312819B1 (en) 2016-04-12

Family

ID=55643307

Family Applications (1)

Application Number Title Priority Date Filing Date
US14/666,779 Active US9312819B1 (en) 2015-03-24 2015-03-24 Active inductor and associated amplifying circuit

Country Status (2)

Country Link
US (1) US9312819B1 (zh)
TW (1) TWI556573B (zh)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US11568923B1 (en) * 2021-06-21 2023-01-31 Cadence Design Systems, Inc. CMOS active inductor circuit for amplifier

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6825722B2 (en) * 2002-03-29 2004-11-30 Kawasaki Microelectronics, Inc. Mixer and differential amplifier having bandpass frequency selectivity
US7049888B2 (en) * 2003-05-15 2006-05-23 Nec Electronics Corporation Active inductance circuit and differential amplifier circuit
US7199685B2 (en) * 2004-08-30 2007-04-03 Agere Systems Inc. Three-terminal, tunable active inductor
US7253707B2 (en) * 2005-02-02 2007-08-07 Samsung Electronics Co., Ltd. Tunable active inductor
US8115575B2 (en) * 2008-08-14 2012-02-14 International Business Machines Corporation Active inductor for ASIC application
US9024710B2 (en) * 2012-07-27 2015-05-05 Lsi Corporation Low-voltage active inductor

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3599627B2 (ja) * 2000-02-21 2004-12-08 シャープ株式会社 能動インダクタ

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6825722B2 (en) * 2002-03-29 2004-11-30 Kawasaki Microelectronics, Inc. Mixer and differential amplifier having bandpass frequency selectivity
US7049888B2 (en) * 2003-05-15 2006-05-23 Nec Electronics Corporation Active inductance circuit and differential amplifier circuit
US7199685B2 (en) * 2004-08-30 2007-04-03 Agere Systems Inc. Three-terminal, tunable active inductor
US7253707B2 (en) * 2005-02-02 2007-08-07 Samsung Electronics Co., Ltd. Tunable active inductor
US8115575B2 (en) * 2008-08-14 2012-02-14 International Business Machines Corporation Active inductor for ASIC application
US9024710B2 (en) * 2012-07-27 2015-05-05 Lsi Corporation Low-voltage active inductor

Non-Patent Citations (6)

* Cited by examiner, † Cited by third party
Title
Eduard Sackinger et al, "A 3-GHz 32-dB CMOS Limiting Amplifier for SONET OC-48 Receivers", IEEE Journal of Solid-State Circuits, vol. 35, Dec. 2000.
Seon-Kyoo Lee et al, "A 95fJ/b Current-Mode Transceiver for 10mm On-Chip Interconnect", Feb. 19, 2013.
Thomas H. Lee, "The Design of CMOS Radio-Frequency Integrated Circuits", Second Edition, Cambridge University Press, 2004, part 1 of 4.
Thomas H. Lee, "The Design of CMOS Radio-Frequency Integrated Circuits", Second Edition, Cambridge University Press, 2004, part 2 of 4.
Thomas H. Lee, "The Design of CMOS Radio-Frequency Integrated Circuits", Second Edition, Cambridge University Press, 2004, part 3 of 4.
Thomas H. Lee, "The Design of CMOS Radio-Frequency Integrated Circuits", Second Edition, Cambridge University Press, 2004, part 4 of 4.

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US11568923B1 (en) * 2021-06-21 2023-01-31 Cadence Design Systems, Inc. CMOS active inductor circuit for amplifier

Also Published As

Publication number Publication date
TW201635703A (zh) 2016-10-01
TWI556573B (zh) 2016-11-01

Similar Documents

Publication Publication Date Title
CN108776506B (zh) 一种高稳定性的低压差线性稳压器
US7622995B2 (en) Negative-feedback type ultra-wideband signal amplification circuit
US20130320944A1 (en) Voltage regulator, amplification circuit, and compensation circuit
US20200014351A1 (en) Stacked power amplifiers using core devices
WO2021047475A1 (zh) 一种运算放大器
JP2009212729A (ja) アクティブインダクタおよび差動アンプ回路
US20170187340A1 (en) Capacitive Cross-Coupling and Harmonic Rejection
US9203364B2 (en) DC offset canceller
US9312819B1 (en) Active inductor and associated amplifying circuit
US7508264B1 (en) DC-couples RF multi-stage amplifier
CN109658957B (zh) 一种应用于三维存储器的稳压器电路及三维存储器
US20170111011A1 (en) Balanced up-conversion mixer
US7986185B2 (en) Rail-to-rail Miller compensation method without feed forward path
CN109309481A (zh) 基于阻尼因子频率补偿和直流失调消除的三级运算放大器
CN112042115A (zh) 放大电路
US20130300501A1 (en) Bandwidth extension of an amplifier
EP3319231A1 (en) Amplifier
JP2013090137A (ja) ソースフォロア回路
US11476812B2 (en) Amplifying apparatus
JP6454074B2 (ja) 差動増幅回路
US9660595B2 (en) Linear amplifier using nonlinear amplifying stage
US9471074B2 (en) USB regulator with current buffer to reduce compensation capacitor size and provide for wide range of ESR values of external capacitor
JP6336775B2 (ja) 利得可変型増幅器
US10574193B2 (en) Class AB amplifier having cascode stage with filter for improving linearity
JP5752515B2 (ja) 増幅器

Legal Events

Date Code Title Description
AS Assignment

Owner name: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD, TAIWA

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:CHEN, YEN-CHUNG;YANG, TSAI-MING;LEE, YI-LIN;SIGNING DATES FROM 20141024 TO 20150317;REEL/FRAME:035259/0315

Owner name: GLOBAL UNICHIP CORPORATION, TAIWAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:CHEN, YEN-CHUNG;YANG, TSAI-MING;LEE, YI-LIN;SIGNING DATES FROM 20141024 TO 20150317;REEL/FRAME:035259/0315

FEPP Fee payment procedure

Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

STCF Information on status: patent grant

Free format text: PATENTED CASE

MAFP Maintenance fee payment

Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

Year of fee payment: 4

MAFP Maintenance fee payment

Free format text: PAYMENT OF MAINTENANCE FEE, 8TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1552); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

Year of fee payment: 8