US8738313B2 - Measurement apparatus - Google Patents

Measurement apparatus Download PDF

Info

Publication number
US8738313B2
US8738313B2 US13/079,461 US201113079461A US8738313B2 US 8738313 B2 US8738313 B2 US 8738313B2 US 201113079461 A US201113079461 A US 201113079461A US 8738313 B2 US8738313 B2 US 8738313B2
Authority
US
United States
Prior art keywords
signal
signals
measurement
channel
channels
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active, expires
Application number
US13/079,461
Other versions
US20110276294A1 (en
Inventor
Koji Ota
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Yokogawa Electric Corp
Original Assignee
Yokogawa Electric Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Yokogawa Electric Corp filed Critical Yokogawa Electric Corp
Assigned to YOKOGAWA ELECTRIC CORPORATION reassignment YOKOGAWA ELECTRIC CORPORATION ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: OTA, KOJI
Publication of US20110276294A1 publication Critical patent/US20110276294A1/en
Application granted granted Critical
Publication of US8738313B2 publication Critical patent/US8738313B2/en
Active legal-status Critical Current
Adjusted expiration legal-status Critical

Links

Images

Classifications

    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R35/00—Testing or calibrating of apparatus covered by the other groups of this subclass
    • G01R35/005—Calibrating; Standards or reference devices, e.g. voltage or resistance standards, "golden" references

Definitions

  • the present disclosure relates to a measurement apparatus that sequentially switches between analog input signals of a plurality of channels and internal calibration signals using a multiplexer, performs digital conversion on the signals using an AD converter, and inputs the signals to a digital processing device.
  • analog input signals of a plurality of channels are switched between by a multiplexer, digital conversion is performed by one AD converter, and the signals are input to a digital processing device, thereby decreasing the cost per channel.
  • FIG. 3 is a functional block diagram illustrating an example of the configuration of a measurement apparatus of the related art.
  • a measurement apparatus 1 indicated by a block illustrated using a solid line receives signals S 1 to S 4 from external analog signal sources 11 to 14 indicated by channels CH 1 , CH 2 , CH 3 , and CH 4 , and signals C 1 and C 2 from calibration signal sources 21 and 22 indicated by calibration channels CAL 1 and CAL 2 , and sequentially switches between these signals using a multiplexer 30 .
  • the signals that are switched by the multiplexer 30 are sequentially converted into digital values by one AD converter 40 and are input to a digital processor 50 .
  • Signal processor 51 performs a predetermined computation process and the like, and outputs signals to an external device through output interface 52 .
  • Signals S 1 to S 4 of analog signal sources 11 to 14 indicated by channels CH 1 to CH 4 indicate a voltage value, an electrical current value, or a resistance value indicating the measured value of the physical quantity.
  • Signals C 1 and C 2 from the calibration signal sources 21 and 22 indicated by calibration channels CAL 1 and CAL 2 indicate zero adjustment signals, span adjustment signals, or internal terminal temperature signals.
  • FIG. 4 is a flowchart illustrating the operation procedure of an apparatus of the related art.
  • the apparatus processes an input signal of the channel CH 1 , processes input signals of the channels CH 2 to CH 4 in steps S 102 to S 104 , respectively, and processes an internal calibration signal in step S 105 .
  • the process then returns to step S 101 .
  • FIG. 5 is a flowchart illustrating the operation procedure of the apparatus of the related art.
  • the apparatus processes the input signal of the channel CH 1 in step S 110 , and processes the internal calibration signal in step S 111 . The process then returns to step S 110 .
  • Japanese Unexamined Patent Application Publication No. 2010-015921 is an example of related art.
  • the apparatus of the related art has the following problems.
  • the present disclosure provides a measurement apparatus capable of shortening the updating period of the measurement of a specific channel and lengthening the updating period of the measurement for another channel, thereby making the measurements for all the channels possible.
  • a measurement apparatus which includes a plurality of channels for inputting signals; a multiplexer that sequentially switches between a first signal and a second signal; sequence-operation means for controlling the switching performed by said multiplexer; an AD converter that performs AD conversion of said first signal or second signal which is selected by said multiplexer; and a digital processor that performs calculation of an output from said AD converter.
  • the first signal is a signal of an input channel for which a high-speed update is necessary.
  • the second signal is a signal of an input channel, for which a high-speed update is unnecessary, or an internal calibration signal.
  • the internal calibration signals are at least one of zero adjustment signals, span adjustment signals, and internal terminal temperature signals.
  • the updating period of the other channels CH 2 to CH 4 is 250 ms (25 ms ⁇ 10). And it enables measurements for all the channels without sacrificing the measurements for the other channels CH 2 to CH 4 , which was not possible with the procedure shown in FIG. 5 .
  • a short updating period for all the channels is not necessary. For example, a short updating period is necessary for a measurement of a voltage that changes violently. However, for a measurement of a temperature that changes slowly, the updating period may be allowed to be longer.
  • FIG. 1 is a functional block diagram illustrating an embodiment of a measurement apparatus to which the present disclosure is applied;
  • FIG. 2 is a flowchart illustrating the operation procedure of an apparatus according to the present disclosure
  • FIG. 3 is a functional block diagram illustrating an example of the configuration of a measurement apparatus of the related art
  • FIG. 4 is a flowchart illustrating the operation procedure of the apparatus of the related art.
  • FIG. 5 is another flowchart illustrating the operation procedure of the apparatus of the related art.
  • FIG. 1 is a functional block diagram illustrating an embodiment of a measurement apparatus to which the present disclosure is applied.
  • Components, which are identical to the components described in FIG. 3 are designated with the same reference numerals, and thus, descriptions thereof are omitted.
  • controller 100 that controls the switching of a multiplexer 30 , and management section 200 as functions of a digital processor 50 .
  • the controller 100 supplies, to the multiplexer 30 , an operation signal M for sequentially switching between a combination of signals of a channel CH 1 requiring a high-speed update and the other channels CH 2 to CH 4 among the input signals of a plurality of channels, and internal calibration signals CAL 1 and CAL 2 , and for inputting the signals to the AD converter 40 .
  • the management section 200 supplies a signal processing start/stop instruction P to the controller 100 and the signal processor 51 .
  • FIG. 2 is a flowchart illustrating the operation procedure of the apparatus of the present disclosure.
  • step S 1 a measurement is started.
  • step S 2 a measurement for the channel CH 1 requiring a high-speed update is performed, and then a measurement for another channel CH 2 is performed in step S 3 .
  • step S 4 When it is determined in step S 4 that the instruction is not a stop instruction, a measurement for the channel CH 1 requiring a high-speed update is performed, and then a measurement for another channel CH 3 is performed in step S 5 .
  • step S 6 When it is determined in step S 6 that the instruction is not a stop instruction, a measurement for the channel CH 1 requiring a high-speed update is performed, and then a measurement for another channel CH 4 is performed in step S 7 .
  • step S 8 When it is determined in step S 8 that the instruction is not a stop instruction, a measurement for the channel CH 1 requiring a high-speed update is performed, and then an internal calibration channel CAL 1 is measured in step S 9 .
  • step S 10 When it is determined in step S 10 that the instruction is not a stop instruction, a measurement for the channel CH 1 requiring a high-speed update is performed, and then an internal calibration channel CAL 2 is measured in step S 11 . The process then returns to step S 2 .
  • step S 12 If there is a stop instruction in the determination of steps S 2 , S 4 , S 6 , S 8 , or S 10 , the process skips to step S 12 , and the measurements are completed.
  • the channel for which a high-speed update is performed is set as one channel CH 1 .
  • the plurality of channels may be divided into a group for which a high-speed update is performed and another group, so that after the measurement for a channel requiring a high-speed update is completed, the measurement for another channel and the measurement of an internal calibration signal are sequentially performed.
  • the channel CAL 1 for a zero adjustment signal and the channel CAL 2 for a span adjustment signal are shown.
  • the internal calibration channel may be either of them.

Abstract

An apparatus is realized which is capable of shortening the updating period of the measurement of a specific channel and lengthening the updating period of the measurement for another channel, thereby making the measurements for all the channels possible. The measurement apparatus includes a multiplexer that sequentially switches between analog input signals of a plurality of channels and internal calibration signals; an analog-to-digital converter that converts the signals from an analog to digital form; and a digital processor to which the signals are input, wherein the digital processor includes a sequence operation unit for sequentially switching between a combination of a channel for which a high-speed update is necessary and another channel, and the internal calibration signal among the input signals of the plurality of channels and supplying, to the multiplexer, an operation signal that is input to the AD converter.

Description

BACKGROUND OF THE DISCLOSURE
1. Field of the Disclosure
The present disclosure relates to a measurement apparatus that sequentially switches between analog input signals of a plurality of channels and internal calibration signals using a multiplexer, performs digital conversion on the signals using an AD converter, and inputs the signals to a digital processing device.
2. Description of the Related Art
In a measurement apparatus, analog input signals of a plurality of channels are switched between by a multiplexer, digital conversion is performed by one AD converter, and the signals are input to a digital processing device, thereby decreasing the cost per channel.
FIG. 3 is a functional block diagram illustrating an example of the configuration of a measurement apparatus of the related art. A measurement apparatus 1 indicated by a block illustrated using a solid line receives signals S1 to S4 from external analog signal sources 11 to 14 indicated by channels CH1, CH2, CH3, and CH4, and signals C1 and C2 from calibration signal sources 21 and 22 indicated by calibration channels CAL1 and CAL2, and sequentially switches between these signals using a multiplexer 30.
The signals that are switched by the multiplexer 30 are sequentially converted into digital values by one AD converter 40 and are input to a digital processor 50. Signal processor 51 performs a predetermined computation process and the like, and outputs signals to an external device through output interface 52.
Signals S1 to S4 of analog signal sources 11 to 14 indicated by channels CH1 to CH4 indicate a voltage value, an electrical current value, or a resistance value indicating the measured value of the physical quantity. Signals C1 and C2 from the calibration signal sources 21 and 22 indicated by calibration channels CAL1 and CAL2 indicate zero adjustment signals, span adjustment signals, or internal terminal temperature signals.
FIG. 4 is a flowchart illustrating the operation procedure of an apparatus of the related art. In step S101, the apparatus processes an input signal of the channel CH1, processes input signals of the channels CH2 to CH4 in steps S102 to S104, respectively, and processes an internal calibration signal in step S105. The process then returns to step S101.
FIG. 5 is a flowchart illustrating the operation procedure of the apparatus of the related art. In order to shorten the time taken for the signal processing of the channel CH1, the measurement for the channels CH2 to CH4 are skipped. The apparatus processes the input signal of the channel CH1 in step S110, and processes the internal calibration signal in step S111. The process then returns to step S110.
Japanese Unexamined Patent Application Publication No. 2010-015921 is an example of related art.
SUMMARY OF THE DISCLOSURE
The apparatus of the related art has the following problems.
(1) In a case where, for example, approximately 25 ms is required to perform measurements for one channel, in the measurement by the procedure shown in FIG. 4, a measurement of four inputs+internal CAL is possible at 125 ms (25 ms×5). The updating period of the measurements for channels CH1 to CH4 requires 125 ms.
(2) In the measurement by the procedure shown in FIG. 5, measurements for the channel CH1 are possible at the updating period of 50 ms (25 ms×2), but the measurements for channels CH2 to CH4 are sacrificed. That is, a selection of either of multi-channel measurements at a slow period or few-channel measurements is forced to be made.
The present disclosure provides a measurement apparatus capable of shortening the updating period of the measurement of a specific channel and lengthening the updating period of the measurement for another channel, thereby making the measurements for all the channels possible.
In order to achieve the above-described object, according to an aspect of the present disclosure, there is provided a measurement apparatus which includes a plurality of channels for inputting signals; a multiplexer that sequentially switches between a first signal and a second signal; sequence-operation means for controlling the switching performed by said multiplexer; an AD converter that performs AD conversion of said first signal or second signal which is selected by said multiplexer; and a digital processor that performs calculation of an output from said AD converter.
The first signal is a signal of an input channel for which a high-speed update is necessary. The second signal is a signal of an input channel, for which a high-speed update is unnecessary, or an internal calibration signal.
In the measurement apparatus, the internal calibration signals are at least one of zero adjustment signals, span adjustment signals, and internal terminal temperature signals.
According to the present disclosure, the following advantages can be expected.
(1) In a case where, for example, approximately 25 ms is required to perform a measurement for one channel, measurements for a specific channel CH1 are possible at an updating period of 50 ms (25 ms×2).
(2) In a case where a measurement of internal calibration is to be performed for two channels, the updating period of the other channels CH2 to CH4 is 250 ms (25 ms×10). And it enables measurements for all the channels without sacrificing the measurements for the other channels CH2 to CH4, which was not possible with the procedure shown in FIG. 5.
(3) In an actual measurement site, a short updating period for all the channels is not necessary. For example, a short updating period is necessary for a measurement of a voltage that changes violently. However, for a measurement of a temperature that changes slowly, the updating period may be allowed to be longer.
BRIEF DESCRIPTION OF THE DRAWINGS
FIG. 1 is a functional block diagram illustrating an embodiment of a measurement apparatus to which the present disclosure is applied;
FIG. 2 is a flowchart illustrating the operation procedure of an apparatus according to the present disclosure;
FIG. 3 is a functional block diagram illustrating an example of the configuration of a measurement apparatus of the related art;
FIG. 4 is a flowchart illustrating the operation procedure of the apparatus of the related art; and
FIG. 5 is another flowchart illustrating the operation procedure of the apparatus of the related art.
 DESCRIPTION OF SOME EMBODIMENTS
Embodiments of the present disclosure will be described below in detail with reference to the drawings. FIG. 1 is a functional block diagram illustrating an embodiment of a measurement apparatus to which the present disclosure is applied. Components, which are identical to the components described in FIG. 3, are designated with the same reference numerals, and thus, descriptions thereof are omitted.
The features of the present disclosure, which are added to the configuration of the related art of FIG. 3, are a configuration including controller 100 that controls the switching of a multiplexer 30, and management section 200 as functions of a digital processor 50.
The controller 100 supplies, to the multiplexer 30, an operation signal M for sequentially switching between a combination of signals of a channel CH1 requiring a high-speed update and the other channels CH2 to CH4 among the input signals of a plurality of channels, and internal calibration signals CAL1 and CAL2, and for inputting the signals to the AD converter 40.
The management section 200 supplies a signal processing start/stop instruction P to the controller 100 and the signal processor 51.
FIG. 2 is a flowchart illustrating the operation procedure of the apparatus of the present disclosure. In step S1, a measurement is started. When it is determined in step S2 that the instruction is not a stop instruction, a measurement for the channel CH1 requiring a high-speed update is performed, and then a measurement for another channel CH2 is performed in step S3.
When it is determined in step S4 that the instruction is not a stop instruction, a measurement for the channel CH1 requiring a high-speed update is performed, and then a measurement for another channel CH3 is performed in step S5.
When it is determined in step S6 that the instruction is not a stop instruction, a measurement for the channel CH1 requiring a high-speed update is performed, and then a measurement for another channel CH4 is performed in step S7.
When it is determined in step S8 that the instruction is not a stop instruction, a measurement for the channel CH1 requiring a high-speed update is performed, and then an internal calibration channel CAL1 is measured in step S9.
When it is determined in step S10 that the instruction is not a stop instruction, a measurement for the channel CH1 requiring a high-speed update is performed, and then an internal calibration channel CAL2 is measured in step S11. The process then returns to step S2.
If there is a stop instruction in the determination of steps S2, S4, S6, S8, or S10, the process skips to step S12, and the measurements are completed.
In the present embodiment, the channel for which a high-speed update is performed is set as one channel CH1. The plurality of channels may be divided into a group for which a high-speed update is performed and another group, so that after the measurement for a channel requiring a high-speed update is completed, the measurement for another channel and the measurement of an internal calibration signal are sequentially performed.
For the internal calibration channel, the channel CAL1 for a zero adjustment signal and the channel CAL2 for a span adjustment signal are shown. However, the internal calibration channel may be either of them.

Claims (1)

What is claimed is:
1. A measurement apparatus comprising:
a plurality of channels for inputting signals;
a multiplexer that sequentially switches between a first signal and a second signal of said signals;
sequence-operation means for controlling said switching performed by said multiplexer;
an AD converter that performs AD conversion of said first signal or second signal which is selected by said multiplexer; and
a digital processor that performs measurement of at least one of the channels based on an output from said AD converter,
wherein said first signal is a signal of an input channel for which a high-speed update is necessary,
wherein said second signal is a signal of an input channel, for which a high-speed update is unnecessary, or an internal calibration signal which is at least one of a zero adjustment signal, a span adjustment signal, and an internal terminal temperature signal, and
wherein said digital processor performs measurement of the channels for at least two pairs of said first and second signals, one pair including said first signal and said second signal that is the signal of the input channel for which the high-speed update is unnecessary and another pair including said first signal and said second signal that is the internal calibration signal.
US13/079,461 2010-04-05 2011-04-04 Measurement apparatus Active 2032-02-29 US8738313B2 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP2010086694A JP4968358B2 (en) 2010-04-05 2010-04-05 Multipoint switching type measuring device
JP2010-086694 2010-05-04

Publications (2)

Publication Number Publication Date
US20110276294A1 US20110276294A1 (en) 2011-11-10
US8738313B2 true US8738313B2 (en) 2014-05-27

Family

ID=44902502

Family Applications (1)

Application Number Title Priority Date Filing Date
US13/079,461 Active 2032-02-29 US8738313B2 (en) 2010-04-05 2011-04-04 Measurement apparatus

Country Status (2)

Country Link
US (1) US8738313B2 (en)
JP (1) JP4968358B2 (en)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP6032232B2 (en) * 2014-03-14 2016-11-24 横河電機株式会社 measuring device
JP6791213B2 (en) * 2018-07-13 2020-11-25 横河電機株式会社 Spectral analyzer and spectroscopic analysis method

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH02216915A (en) * 1989-02-16 1990-08-29 Yokogawa Electric Corp Multi-point measuring instrument
JP2010015921A (en) 2008-07-07 2010-01-21 Yokogawa Electric Corp Test method, its device, and multipoint measuring device of multiplexer switch

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS63217483A (en) * 1987-03-05 1988-09-09 Yokogawa Electric Corp Data measuring device
JP3300214B2 (en) * 1995-11-30 2002-07-08 三菱電機株式会社 Compound arithmetic unit

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH02216915A (en) * 1989-02-16 1990-08-29 Yokogawa Electric Corp Multi-point measuring instrument
JP2010015921A (en) 2008-07-07 2010-01-21 Yokogawa Electric Corp Test method, its device, and multipoint measuring device of multiplexer switch

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
JP 02216915A (English version), Aug. 29, 1990, 10 pp. *

Also Published As

Publication number Publication date
JP4968358B2 (en) 2012-07-04
US20110276294A1 (en) 2011-11-10
JP2011220698A (en) 2011-11-04

Similar Documents

Publication Publication Date Title
US9857208B2 (en) Measurement device
US7852246B2 (en) Analogue/digital converter device
US8738313B2 (en) Measurement apparatus
US20120223848A1 (en) Calibration Device for Mobile Terminal and ADC Module Thereof
US10236902B1 (en) Analog-to-digital converter
JP2013142570A (en) Sensor output correction circuit, sensor output correction device and sensor output correction method
CN102262172A (en) Power monitoring method and device
CN109845111A (en) A/d conversion device
CN113055005A (en) Analog circuit self-calibration system and method
JP2002196023A (en) Range switching circuit
KR20100057278A (en) Device and method for calibrating of input signal of each channel when to convert analog signal to digital signal in dsp or micro-controller
JP4996992B2 (en) Impedance measuring device
US7430488B2 (en) Method for controlling a measuring apparatus
JP2006165737A (en) Analog signal processing apparatus
KR101465827B1 (en) Analog output module and method for adjusting offset and gain
CN210899139U (en) Analog-to-digital converter calibration system
JP2009049645A (en) Analog/digital conversion method, and apparatus
KR101477895B1 (en) Method for setting offset gain of analog output module
RU90228U1 (en) DEVICE FOR FORMING CONTROLLING VOLTAGES OF WAGON CONSUMERS
US20130214956A1 (en) Virtual analog to digital converter
KR101452935B1 (en) Control circuit and the controlling method for filament power supply of rf electron accelerator
JP2015125079A (en) Electric power measurement device
JP2012117983A (en) Electronic device and measuring apparatus
JPH0863447A (en) Ad-converter built-in microcomputer
JP2010060482A (en) Semiconductor testing apparatus

Legal Events

Date Code Title Description
AS Assignment

Owner name: YOKOGAWA ELECTRIC CORPORATION, JAPAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:OTA, KOJI;REEL/FRAME:026195/0252

Effective date: 20110420

STCF Information on status: patent grant

Free format text: PATENTED CASE

MAFP Maintenance fee payment

Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551)

Year of fee payment: 4

MAFP Maintenance fee payment

Free format text: PAYMENT OF MAINTENANCE FEE, 8TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1552); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

Year of fee payment: 8