US8201122B2 - Computing resistance sensitivities with respect to geometric parameters of conductors with arbitrary shapes - Google Patents
Computing resistance sensitivities with respect to geometric parameters of conductors with arbitrary shapes Download PDFInfo
- Publication number
- US8201122B2 US8201122B2 US12/786,572 US78657210A US8201122B2 US 8201122 B2 US8201122 B2 US 8201122B2 US 78657210 A US78657210 A US 78657210A US 8201122 B2 US8201122 B2 US 8201122B2
- Authority
- US
- United States
- Prior art keywords
- contact
- derivative
- computing
- vector
- shape
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related, expires
Links
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F30/00—Computer-aided design [CAD]
- G06F30/20—Design optimisation, verification or simulation
- G06F30/23—Design optimisation, verification or simulation using finite element methods [FEM] or finite difference methods [FDM]
Definitions
- Manufacturing variability affects integrated circuit resistance values at various points on the integrated circuit. For example, lithography, etching, and chemical-mechanical polishing, whether systematic or random, may combine to impact the boundaries of “shapes” printed on a wafer, thus leading to variations in their electrical properties. These shapes may correspond to pads, a device (e.g., transistor), wires, and/or vias that connect conductors between two metal layers or between a device layer and a metal layer.
- lithography, etching, and chemical-mechanical polishing may combine to impact the boundaries of “s” printed on a wafer, thus leading to variations in their electrical properties. These shapes may correspond to pads, a device (e.g., transistor), wires, and/or vias that connect conductors between two metal layers or between a device layer and a metal layer.
- a computer system selects a shape included in an integrated circuit's layout file, and then selects a first contact and a second contact located on the shape. Next, the computer system computes a nominal resistance between the first contact and the second contact based upon a nominal boundary of the shape, and then computes an adjoint system vector based upon a perturbed boundary of the shape. Using the adjoint system vector, the computer system computes a resistance sensitivity between the first contact and the second contact. In turn, the computer system simulates the integrated circuit using the computed nominal resistance and the computed resistance sensitivity.
- FIG. 1 is a diagram showing a shape's nominal boundary being distorted into a perturbed boundary due to manufacturing effects such as diffusion and polysilicon rounding;
- FIG. 2 is a diagram showing a shape with an overlayed triangular mesh for finite element method (FEM) computations;
- FEM finite element method
- FIG. 3 is a high-level flowchart showing steps taken in designing and simulating an integrated circuit
- FIG. 4 is flowchart showing steps taken in computing resistance sensitivities for arbitrary shapes
- FIG. 5A is a diagram showing a nominal shape with a nominal boundary
- FIG. 5B is a diagram showing a perturbed shape with a perturbed boundary
- FIG. 6A is a diagram showing a nominal shape with a nominal boundary
- FIG. 6B is a diagram showing a perturbed shape with a perturbed boundary
- FIG. 7 is a diagram of a transistor and a perturbed via
- FIG. 8A is a diagram of a triangular mesh overlayed on a shape
- FIG. 8B is a diagram of a bounding surface around a contact
- FIG. 8C is a diagram of a perturbed boundary and a nominal boundary.
- FIG. 9 illustrates an information handling system, which is a simplified example of a computer system capable of performing the computing operations described herein.
- aspects of the present disclosure may be embodied as a system, method or computer program product. Accordingly, aspects of the present disclosure may take the form of an entirely hardware embodiment, an entirely software embodiment (including firmware, resident software, micro-code, etc.) or an embodiment combining software and hardware aspects that may all generally be referred to herein as a “circuit,” “module” or “system.” Furthermore, aspects of the present disclosure may take the form of a computer program product embodied in one or more computer readable medium(s) having computer readable program code embodied thereon.
- the computer readable medium may be a computer readable signal medium or a computer readable storage medium.
- a computer readable storage medium may be, for example, but not limited to, an electronic, magnetic, optical, electromagnetic, infrared, or semiconductor system, apparatus, or device, or any suitable combination of the foregoing.
- a computer readable storage medium may be any tangible medium that can contain, or store a program for use by or in connection with an instruction execution system, apparatus, or device.
- a computer readable signal medium may include a propagated data signal with computer readable program code embodied therein, for example, in baseband or as part of a carrier wave. Such a propagated signal may take any of a variety of forms, including, but not limited to, electro-magnetic, optical, or any suitable combination thereof.
- a computer readable signal medium may be any computer readable medium that is not a computer readable storage medium and that can communicate, propagate, or transport a program for use by or in connection with an instruction execution system, apparatus, or device.
- Program code embodied on a computer readable medium may be transmitted using any appropriate medium, including but not limited to wireless, wireline, optical fiber cable, RF, etc., or any suitable combination of the foregoing.
- Computer program code for carrying out operations for aspects of the present disclosure may be written in any combination of one or more programming languages, including an object oriented programming language such as Java, Smalltalk, C++ or the like and conventional procedural programming languages, such as the “C” programming language or similar programming languages.
- the program code may execute entirely on the user's computer, partly on the user's computer, as a stand-alone software package, partly on the user's computer and partly on a remote computer or entirely on the remote computer or server.
- the remote computer may be connected to the user's computer through any type of network, including a local area network (LAN) or a wide area network (WAN), or the connection may be made to an external computer (for example, through the Internet using an Internet Service Provider).
- LAN local area network
- WAN wide area network
- Internet Service Provider for example, AT&T, MCI, Sprint, EarthLink, MSN, GTE, etc.
- These computer program instructions may also be stored in a computer readable medium that can direct a computer, other programmable data processing apparatus, or other devices to function in a particular manner, such that the instructions stored in the computer readable medium produce an article of manufacture including instructions which implement the function/act specified in the flowchart and/or block diagram block or blocks.
- the computer program instructions may also be loaded onto a computer, other programmable data processing apparatus, or other devices to cause a series of operational steps to be performed on the computer, other programmable apparatus or other devices to produce a computer implemented process such that the instructions which execute on the computer or other programmable apparatus provide processes for implementing the functions/acts specified in the flowchart and/or block diagram block or blocks.
- FIG. 1 is a diagram showing a shape's nominal boundary being distorted into a perturbed boundary due to manufacturing effects such as diffusion and polysilicon rounding.
- Shape 100 in an ideal world, has nominal boundary 110 .
- Shape 100 may be, for example, a pad, part of a device (e.g., transistor), and includes contacts 120 - 150 and holes 160 - 170 .
- the disclosure described herein also pertains to perturbations in wires and vias, such as those connecting conductors between two metal layers or between a device layer and a metal layer (see FIG. 7 and corresponding text for further details).
- nominal resistance and resistance sensitivities are computed for non-homogeneous conducting mediums, such as copper interconnected with high-resistively liners or multilayered vias that connect transistors to a first metal layer.
- Manufacturing effects may cause nominal boundary 110 to “distort” during manufacturing.
- the example shown in FIG. 1 shows that nominal boundary 110 distorted to perturbed boundary 180 .
- This distortion changes the resistance between contacts 120 - 150 , which may change the overall performance of an integrated circuit.
- a signal may propagate through shape 100 and, if not simulated correctly, the signal may cause a race condition (critical path) in an actual device and introduce intermittent failures.
- this disclosure computes resistance variations of an integrated circuit's “shapes” caused by manufacturing effects. This disclosure computes resistance variations using resistance sensitivities with respect to shape perturbations due to manufacturing effects. In turn, the resistance sensitivities are utilized during simulation to effectively simulate the integrated circuit (see FIGS. 3-4 and corresponding text for further details).
- FIG. 2 is a diagram showing a shape with an overlayed triangular mesh for finite element method (FEM) computations.
- Shape 200 includes nominal boundary 210 , which corresponds to nominal area 220 .
- Nominal area 220 yields a “nominal resistance” between two contacts.
- manufacturing effects cause a distorted boundary, such as perturbed boundary 230 , which corresponds to variation area 240 and yields a “resistance variation” (computed using resistance sensitivity).
- the triangular mesh's internal nodes are unaltered, while the triangular mesh's boundary nodes fluctuate with perturbed boundary 230 .
- this disclosure computes the overall resistance of shape 200 by combining the nominal resistance with the resistance variation (positive or negative) (see FIGS. 3-4 and corresponding text for further details).
- FIG. 3 is a high-level flowchart showing steps taken in designing and simulating an integrated circuit. Processing commences at 300 , whereupon processing receives input from integrated circuit designer 305 for designing the integrated circuit at step 310 . At step 320 , processing generates a layout file (nominal layout file) based upon the integrated circuit's design and process parameters, and stores the nominal layout file in layout store 325 . Layout store 325 may be stored on a nonvolatile storage area, such as a computer hard drive.
- processing retrieves manufacturing process variations from process variations store 335 and generates a perturbed layout file based upon the nominal layout file and the process variations.
- the nominal layout file may include straight lines and sharp angles, while the perturbed layout file may include arbitrary shapes (see FIGS. 5A-7 and corresponding text for further details).
- Process variations store 335 may be stored on a nonvolatile storage area, such as a computer hard drive.
- processing computes resistance sensitivities for the arbitrary shapes included in the perturbed layout file using a finite element method and an adjoint method (pre-defined process block 340 , see FIG. 4 and corresponding text for further details).
- Processing stores the resistance sensitivities in resistance store 345 .
- Resistance store 345 may be stored on a nonvolatile storage area, such as a computer hard drive. Processing then simulates the integrated circuit using the computed resistance sensitivities at step 350 , and processing ends at 360 .
- FIG. 4 is flowchart showing steps taken in computing resistance sensitivities for arbitrary shapes. Processing commences at 400 , whereupon processing analyzes shape and technology information from a perturbed layout file located in layout store 125 (step 405 ). The perturbed layout file was generated in FIG. 3 and is based upon particular manufacturing anomalies.
- processing selects a shape and identifies contacts on the shape. Processing then assembles a system matrix (M) input vector (B), and output vector (C T ) for finite element method (FEM) computations.
- the system matrix is a table with a matrix of coefficients for m ij points where i and j are the global indices of the nodes of triangles (see FIGS. 8A-C and corresponding text for further details).
- processing uses the assembled system matrix M and input vector B to compute v(P).
- Processing then uses formula (2) above and computes I q using C T and the computed v. Finally, processing uses formula (3) above to compute the nominal resistance R based upon the computed I q (refer to the Resistance Calculation section below, FIGS. 8A-C , and corresponding text for further details).
- processing computes the derivative of the system matrix M relative to the vector P (system matrix derivative, refer to the Derivative Computation section below, FIGS. 8A-C , and corresponding text for further details).
- processing selects a contact located on the selected shape at step 425 .
- processing selects contact 120 as “p.”
- processing assigns a potential of “1” to the selected contact and a potential of “0” to the other contacts located on the selected shape.
- processing assigns a potential of “1” to contact 120 and a potential of “0” to contacts 130 - 150 .
- processing computes a derivative of the input vector B (input vector derivative), which was assembled back in step 410 .
- processing then computes a derivative of the output vector C (output vector derivative, step 440 ), which was also assembled back in step 410 (refer to the Derivative Computation section below, FIGS. 8A-C , and corresponding text for further details).
- processing computes the derivative of the output current dI q /dP at step 450 .
- Processing uses formula 10 at step 455 to compute the resistance sensitivity dR pq /dP and store the resistance sensitivity in resistance store 145 .
- a determination is made as to whether there are more contacts to select on the selected shape (decision 460 ). For example, referring back to FIG. 1 , processing may select contact 130 (which processing subsequently assigns a potential of “1” and a potential of “0” to the other contacts). If there are more contacts to select, decision 460 branches to “Yes” branch 462 , which loops back to select and process the next contact. This looping continues until there are no more contacts to select, at which point decision 460 branches to “No” branch 468 .
- decision 470 A determination is made as to whether there are more shapes to select in the layout (decision 470 ). If there are more shapes to select, decision 470 branches to “Yes” branch 472 , which loops back to select and process the next shape. This looping continues until each shape is processed, at which point decision 470 branches to “No” branch 478 whereupon processing returns at 480 .
- FIG. 5A is a diagram showing a nominal shape with a nominal boundary.
- Nominal shape 500 is included in a nominal layout file, which includes nominal boundary 510 .
- nominal shape 500 is manufactured, however, the edges and corners do not end up as shown in FIG. 5A . Rather, nominal shape 500 is distorted, such as that shown in FIG. 5B .
- FIG. 5B is a diagram showing a perturbed shape with a perturbed boundary.
- Perturbed shape 520 is included in a perturbed layout file, which includes perturbed boundary 530 .
- Perturbed shape 520 is representative of nominal shape 500 after manufacturing.
- perturbed shape 520 which includes perturbed boundary 530 , must be considered when computing resistance sensitivities for simulation purposes.
- the disclosure described herein may also be applied to three dimensional shapes (see FIG. 6A-7 and corresponding text for further details).
- FIG. 6A is a diagram showing a nominal shape with a nominal boundary.
- Nominal shape 600 is designed to reside in a vertical plane (Z) relative to substrate layer 610 's plane, and is included in a nominal layout file, which includes nominal boundary 620 .
- Z vertical plane
- nominal layout file which includes nominal boundary 620 .
- FIG. 6B is a diagram showing a perturbed shape with a perturbed boundary.
- Perturbed shape 630 is included in a perturbed layout file and includes perturbed boundary 650 .
- Perturbed shape 630 is representative of nominal shape 600 after manufacturing. As such, perturbed shape 630 , which includes perturbed boundary 650 , must be considered when computing resistance sensitivities for simulation purposes (see FIG. 6A , 7 and corresponding text for further details).
- FIG. 7 is a diagram of a transistor and a perturbed via.
- Diagram 700 includes a transistor's source 720 , gate 730 , and drain 740 .
- Drain 740 couples to wire 710 through via 750 .
- via 750 's boundary edges would be perpendicular to wire 710 .
- via 750 has a perturbed boundary.
- the disclosure described herein provides the capability to compute via 750 's resistance sensitivity with its perturbed shape, and perform simulation using via 750 's computed resistance sensitivity.
- both the nominal resistance and the sensitivity of the resistance to the geometrical variations may be utilized to predict the resistance of a slightly perturbed shape. More precisely, one may approximate the resistance function using a multivariate, first-order Taylor expansion
- R R 0 + ⁇ m ⁇ ⁇ R ⁇ p m ⁇ ⁇ ⁇ ⁇ p m ( 11 )
- ⁇ p m is the perturbation around a nominal value of a parameter “p m ”
- ⁇ R/ ⁇ p m is the sensitivity (expressed as a partial derivative) of the resistance with respect to such perturbation.
- FEM may be used in two different approaches.
- the first approach is to compute accurate look-up tables of specific wiring patterns for which the wire-like resistance formula will fail. Such computations are done off-line and do not impact the processing cost of the resistance extraction step.
- the second approach is on-line where FEM is applied very selectively. In the latter approach, caching and pattern recognition are extensively employed to reduce the number of times the FEM solver is actually called.
- Another important aspect is that in the full layout extraction flow, the overall performance is gated by the capacitance extraction phase rather than the resistance extraction phase. This disclosure discusses FEM-based resistance sensitivities within the overall VLSI layout extraction context.
- ⁇ (r) is the electric potential
- ⁇ (r) is the electric conductivity of the material
- D is the closed domain of the problem
- ⁇ D nc is the union of the boundary segments which are not assigned a particular potential (referred to as non-terminal)
- ⁇ D c is the union of the boundary segments which are assigned a specific potential (referred to as terminal)
- ⁇ circumflex over (n) ⁇ is the normal to the boundary surface.
- the second equation is the Neumann boundary condition at the non-terminal boundary of the problem and indicates that the current does not flow outside of the metal (the perpendicular current component vanishes).
- the last equation is the Dirichlet boundary condition at the terminals with prescribed potential ⁇ 0 .
- A's diagram 800 which includes contacts 805 and 810 , in order to solve for ⁇ (r), the geometry is first subdivided into smaller elements.
- the Delaunay triangulation is used for the discretization, since it tends to guarantee triangles of reasonable aspect ratios.
- the resulting elements are described by the coordinates of their nodes.
- Each node has a unique global index to identify it in the mesh as well as a local index within each triangle it belongs to.
- a given node may have more than one local index, since it may belong to more than one triangle.
- the local nodes shown in triangle T k 815 are labeled k 1 820 , k 2 825 , and k 3 830 .
- each triangular element is then approximated using a basis of polynomial functions.
- the coordinates of the node k i are (x ki , y ki )
- ⁇ Tk is the area of triangle 815
- ⁇ circumflex over (x) ⁇ and ⁇ are the unit vectors of the x and y axis.
- a ⁇ ( i , j ) ⁇ k : ( i , j ) ⁇ T k ⁇ ⁇ ⁇ ( k ) ⁇ T k ⁇ A ⁇ ( k i ) ⁇ A ⁇ ( k j ) ( 16 )
- i and j are the global indices of the nodes
- k is the index of the triangle
- (i,j) ⁇ T k means that i and j belong to a triangle T k
- ⁇ (k) is the conductivity of the region bounded by triangle T k . It is further assumed that the local indices of i and j in T k are k i and k j , respectively.
- Formula (15) is then rewritten as
- This linear system is then solved for ⁇ to obtain the potential everywhere inside the domain D.
- M ( P ) ⁇ ( P ) b ( P ) (19)
- P is a vector of geometrical parameters, such as the dimensions of the structure and the relative position of the contacts within it. The goal is to efficiently evaluate the impact of the variation of such parameters on the computed resistances.
- the adjoint sensitivity computation is an efficient algorithm for finding the sensitivity of a given vector f(P, ⁇ (P)) of length n 0 with respect to a parameter vector P of length n P .
- a simple derivation of the adjoint method is summarized below.
- d f ⁇ ( P , ⁇ ⁇ ( P ) ) d P , ⁇ f ⁇ ( P , ⁇ ⁇ ( P ) ) ⁇ P are matrices of size n o ⁇ n p ,
- ⁇ f ⁇ ( P , ⁇ ⁇ ( P ) ) ⁇ ⁇ ⁇ ( P ) is a matrix of size n o ⁇ N and
- d ⁇ ⁇ ( P ) d P is a matrix of size N ⁇ n p .
- Direct sensitivity methods are based on computing
- the main advantage of the adjoint method is that with only two system solves, one for the nominal system (19) and one for the adjoint system (23), the sensitivity of ⁇ (P, ⁇ (P)) with respect to an arbitrary number of parameters n P may be computed.
- the time complexity of the adjoint method is independent of the number of parameters.
- its accuracy is independent of numerical differentiation.
- R pq V p I q is a function of the total current I q at a particular contact q, which in turn is a linear function of the potential ⁇ (r).
- the total derivative of the resistance with respect to the parameter vector P is given by the formula
- bounding surface ⁇ B q 840 is a hypothetical closed boundary surrounding contact q 835 .
- the net current flowing through contact q 835 is the same as the net current flowing through bounding surface ⁇ B q 840 . The latter is computed from the relation between the current density and the potential
- bounding surface ⁇ B q 840 is constructed as the union of the sides of the triangles touching contact q 835 at a single point (marked with “X's”). Without loss of generality, the local numbering of these triangles is made such that the point touching the contact may be numbered I 1 , where I is the index of the triangle.
- ⁇ B ql 840 Let the side of triangle T i belonging to bounding surface ⁇ B q 840 be referred to as ⁇ B ql 840 .
- a ⁇ ( l 1 ) A ⁇ ⁇ ( l 1 ) ⁇ ⁇ ⁇ B ql ⁇ ⁇ d l is used.
- Formula (26) indicates that the total current depends linearly on the potential of any point connected to a boundary point through a common triangle. More importantly, formula (26) indicates that the entries of the output matrices S q A 21 and S q A 22 , along with those of both the system matrix M and the RHS vector b all share the same formulas, i.e., they all rely on elements of the form in formula (26). This is useful when derivatives of such elements with respect to geometrical variations are computed (discussed below).
- the above derivation is valid only for contacts that are assigned zero potential, i.e., q ⁇ p, where p is the index of the excited contact.
- this is not a limitation since only one contact is assigned a nonzero potential and the self-resistance of such contact is given by the sum of all the mutual resistances of the contact
- the derivatives of the different matrix and vector entries with respect to the parameter vector P are computed.
- the matrix elements of the system matrix M, the right hand side vector b and the output matrices C 1 and C 2 are all computed from formula (26) and therefore computing the derivative of formula (26) with respect to the geometrical parameters covers all the required derivatives.
- z l is one of the six coordinates (x and y coordinates of the three nodes of the triangle) on which the term A(i,j) depends.
- the global indices of the nodes of triangle T k are (i,j,l) and the corresponding local indices are (k i , k j , k l ).
- ⁇ a ⁇ ( k i , k j ) ⁇ z l is illustrated by the following example.
- the goal is to compute
- d z l d p m in formula (18) may be computed using an instance of a generic perturbation that implements uniform shape changes such as expansion or shrinking, as shown in FIG. 8C .
- the direction of the boundary node perturbation is in the average direction of the normals to both boundary segments connected through the node. This is direction ⁇ circumflex over (n) ⁇ in FIG. 8C .
- the node direction ⁇ circumflex over (n) ⁇ can be computed in the direction of perturbation of (x 2 ,y 2 )
- n ⁇ 1 ⁇ n ⁇ 1 + n ⁇ 2 ⁇ ⁇ ( n ⁇ 1 + n ⁇ 2 )
- ⁇ v ⁇ is the length of vector v
- n ⁇ 1 1 ( y 3 - y 2 ) 2 + ( x 2 - x 3 ) 2 ⁇ ( ( y 3 - y 2 ) ⁇ x ⁇ + ( x 2 - x 3 ) ⁇ y ⁇ )
- n ⁇ 2 1 ( y 2 - y 1 ) 2 + ( x 1 - x 2 ) 2 ⁇ ( ( y 2 - y 1 ) ⁇ x ⁇ + ( x 1 - x 2 ) ⁇ y ⁇ )
- the approach suggested above for defining a perturbation is in fact general and can be used to model any geometric perturbation of either the domain boundaries or the contact locations. All that is required is to determine the set of nodes defining the perturbation, determine the changes in the coordinates of these nodes in response to a unit variation, and finally determine the partial derivatives.
- a FEM system matrix M is symmetric and very sparse. Moreover, by proper numbering of the nodes in the FEM mesh one can generate a banded system matrix M.
- the maximum bandwidth B of the matrix is the maximum difference between the global indices of any interacting non-contact nodes (e.g., nodes that share a common triangle). As discussed below, B is assumed a constant much smaller than N but in the order of both n p and n o .
- the adjoint system matrix in formula (23) is the transpose of the matrix M. Because the matrix M is symmetric, both the linear system and the adjoint system have the same system matrix. Following all the previous observations the complete set of equations may be summarized as
- the complexity of solving the first equation is that of solving the same nominal sparse linear system with multiple right hand sides.
- the number of right hand sides is equal to 1+n 0 . Therefore, the complexity of solving all systems concurrently using Gaussian elimination is O(B 2 N).
- the complexity of our method is independent of the number of outputs, and indeed, one of the main pitfalls of the adjoint sensitivity method is avoided. Namely, the linear growth of the complexity as a function of the number of outputs.
- the Gaussian elimination complexity is inherited from the solution of the nominal system and therefore the incremental complexity of solving both systems as compared to solving only the original system is insignificant. The added complexity of forming
- ⁇ M ⁇ ( P ) ⁇ ⁇ ⁇ ( P ) ⁇ P which is n p sparse matrix-vector products, is O(Nn p ).
- the total complexity is O(B 2 N+n o n p +Nn p ), which is O(B 2 N), i.e., it is the exact same complexity as solving only the nominal system.
- the memory complexity may also be shown to be O(B 2 N), which is the same memory complexity as the one required to solve for nominal resistance alone.
- FIG. 9 illustrates information handling system 900 , which is a simplified example of a computer system capable of performing the computing operations described herein.
- Information handling system 900 includes one or more processors 910 coupled to processor interface bus 912 .
- Processor interface bus 912 connects processors 910 to Northbridge 915 , which is also known as the Memory Controller Hub (MCH).
- Northbridge 915 connects to system memory 920 and provides a means for processor(s) 910 to access the system memory.
- Graphics controller 925 also connects to Northbridge 915 .
- PCI Express bus 918 connects Northbridge 915 to graphics controller 925 .
- Graphics controller 925 connects to display device 930 , such as a computer monitor.
- Northbridge 915 and Southbridge 935 connect to each other using bus 919 .
- the bus is a Direct Media Interface (DMI) bus that transfers data at high speeds in each direction between Northbridge 915 and Southbridge 935 .
- a Peripheral Component Interconnect (PCI) bus connects the Northbridge and the Southbridge.
- Southbridge 935 also known as the I/O Controller Hub (ICH) is a chip that generally implements capabilities that operate at slower speeds than the capabilities provided by the Northbridge.
- Southbridge 935 typically provides various busses used to connect various components. These busses include, for example, PCI and PCI Express busses, an ISA bus, a System Management Bus (SMBus or SMB), and/or a Low Pin Count (LPC) bus.
- PCI and PCI Express busses an ISA bus
- SMB System Management Bus
- LPC Low Pin Count
- the LPC bus often connects low-bandwidth devices, such as boot ROM 996 and “legacy” I/O devices (using a “super I/O” chip).
- the “legacy” I/O devices ( 998 ) can include, for example, serial and parallel ports, keyboard, mouse, and/or a floppy disk controller.
- the LPC bus also connects Southbridge 935 to Trusted Platform Module (TPM) 995 .
- TPM Trusted Platform Module
- Other components often included in Southbridge 935 include a Direct Memory Access (DMA) controller, a Programmable Interrupt Controller (PIC), and a storage device controller, which connects Southbridge 935 to nonvolatile storage device 985 , such as a hard disk drive, using bus 984 .
- DMA Direct Memory Access
- PIC Programmable Interrupt Controller
- storage device controller which connects Southbridge 935 to nonvolatile storage device 985 , such as a hard disk drive, using bus 984 .
- ExpressCard 955 is a slot that connects hot-pluggable devices to the information handling system.
- ExpressCard 955 supports both PCI Express and USB connectivity as it connects to Southbridge 935 using both the Universal Serial Bus (USB) the PCI Express bus.
- Southbridge 935 includes USB Controller 940 that provides USB connectivity to devices that connect to the USB. These devices include webcam (camera) 950 , infrared (IR) receiver 948 , keyboard and trackpad 944 , and Bluetooth device 946 , which provides for wireless personal area networks (PANs).
- webcam camera
- IR infrared
- keyboard and trackpad 944 keyboard and trackpad 944
- Bluetooth device 946 which provides for wireless personal area networks (PANs).
- USB Controller 940 also provides USB connectivity to other miscellaneous USB connected devices 942 , such as a mouse, removable nonvolatile storage device 945 , modems, network cards, ISDN connectors, fax, printers, USB hubs, and many other types of USB connected devices. While removable nonvolatile storage device 945 is shown as a USB-connected device, removable nonvolatile storage device 945 could be connected using a different interface, such as a Firewire interface, etcetera.
- Wireless Local Area Network (LAN) device 975 connects to Southbridge 935 via the PCI or PCI Express bus 972 .
- LAN device 975 typically implements one of the IEEE 802.11 standards of over-the-air modulation techniques that all use the same protocol to wirelessly communicate between information handling system 900 and another computer system or device.
- Optical storage device 990 connects to Southbridge 935 using Serial ATA (SATA) bus 988 .
- Serial ATA adapters and devices communicate over a high-speed serial link.
- the Serial ATA bus also connects Southbridge 935 to other forms of storage devices, such as hard disk drives.
- Audio circuitry 960 such as a sound card, connects to Southbridge 935 via bus 958 .
- Audio circuitry 960 also provides functionality such as audio line-in and optical digital audio in port 962 , optical digital output and headphone jack 964 , internal speakers 966 , and internal microphone 968 .
- Ethernet controller 970 connects to Southbridge 935 using a bus, such as the PCI or PCI Express bus. Ethernet controller 970 connects information handling system 900 to a computer network, such as a Local Area Network (LAN), the Internet, and other public and private computer networks.
- LAN Local Area Network
- the Internet and other public and private computer networks.
- an information handling system may take many forms.
- an information handling system may take the form of a desktop, server, portable, laptop, notebook, or other form factor computer or data processing system.
- an information handling system may take other form factors such as a personal digital assistant (PDA), a gaming device, ATM machine, a portable telephone device, a communication device or other devices that include a processor and memory.
- PDA personal digital assistant
- the Trusted Platform Module (TPM 995 ) shown in FIG. 9 and described herein to provide security functions is but one example of a hardware security module (HSM). Therefore, the TPM described and claimed herein includes any type of HSM including, but not limited to, hardware security devices that conform to the Trusted Computing Groups (TCG) standard, and entitled “Trusted Platform Module (TPM) Specification Version 1.2.”
- TCG Trusted Computing Groups
- TPM Trusted Platform Module
- each block in the flowchart or block diagrams may represent a module, segment, or portion of code, which comprises one or more executable instructions for implementing the specified logical function(s).
- the functions noted in the block may occur out of the order noted in the Figures. For example, two blocks shown in succession may, in fact, be executed substantially concurrently, or the blocks may sometimes be executed in the reverse order, depending upon the functionality involved.
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Theoretical Computer Science (AREA)
- Computer Hardware Design (AREA)
- Evolutionary Computation (AREA)
- Geometry (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Design And Manufacture Of Integrated Circuits (AREA)
Abstract
Description
Mv=B; (System Formula) (1)
Iq=C T v; (Total Current through port q) (2)
R=1/Iq (Resistance) (3)
M(P)v(P)=B(P) (4)
where “P” is a vector of geometrical parameters, such as the dimensions of a shape and the relative position of the contacts within the shape. As such, the impact of the variation of such parameters “P” on the computed resistances may be effectively evaluated. Using the explicit system formula (4) above, processing uses the assembled system matrix M and input vector B to compute v(P).
MΛ=C=>Λ=CM −1 (5)
dI q /dP=(dC T /dP)v+C T(dv/dP) (6)
dv/dp=M −1 {dB/dP−(dM/dP)v} (7)
dI q /dP=(dC T /dP)v+C T M −1 {dB/dP−(dM/dP)v} (8)
dI q /dP=(dC T /dP)v+Λ{dB/dP−(dM/dP)v} (9)
dR pq /dP=−R 2 pq(dI q /dP) (10)
where Δpm is the perturbation around a nominal value of a parameter “pm,” and δR/δpm is the sensitivity (expressed as a partial derivative) of the resistance with respect to such perturbation. An algorithm for computing such sensitivities for conductors of arbitrary shapes is presented in this disclosure. In particular, a FEM resistance calculation tool may be augmented with a sensitivity calculation capability using adjoint variational analysis.
∇·(σ(r)(−∇φ(r)))=0 rεD
σ(r)(−∇φ(r))·{circumflex over (n)}=0 rε∂D nc
φ(r)=φ0 rε∂D c (12)
where δDcq is the boundary of contact q. In turn, the required resistance is R(p,q)=Vp/Iq. As can be seen, one simulation is required to compute an entire row of the resistance matrix R(p,x): 1≦x≦Nc.
Finite Element Method (FEM)
E(φ(x,y))=∫Dσ(x,y)∇φ(x,y)·∇φ(x,y)dxdy (13)
φ(x,y)=βx x+β y y+β 0 (14)
where the coordinates of the node ki are (xki, yki); αTk is the area of
E(φ)=φn T Aφ n (15)
where φn is the vector of all node potentials in the mesh and A is the system matrix. The elements of A are written in a compact form
where i and j are the global indices of the nodes, k is the index of the triangle, (i,j)εTk means that i and j belong to a triangle Tk, and Σ(k) is the conductivity of the region bounded by triangle Tk. It is further assumed that the local indices of i and j in Tk are ki and kj, respectively. Formula (15) is then rewritten as
where φ1 is the vector of the unknown potential (potential of all N non-contact nodes), φ2 is the vector of the known fixed potential (potential of Nf nodes on the contacts), A11 represents the self interaction of the non-contact nodes, A12=AT 21 mutual interaction of contact and non-contact nodes, and A22 self interactions of the contact nodes. Formula (17) is then minimized with respect to the unknown potential vector φ1 to obtain
A 11φ1 =−A 12φ2 (18)
M(P)φ(P)=b(P) (19)
where P is a vector of geometrical parameters, such as the dimensions of the structure and the relative position of the contacts within it. The goal is to efficiently evaluate the impact of the variation of such parameters on the computed resistances.
Adjoint Sensitivity Analysis
where
are matrices of size no×np,
is a
matrix of size no×N and
is a matrix of size N×np.
using a finite difference (FD) perturbation for each component of P, which is computationally very expensive since it requires np independent system solves. However, taking the derivative of linear system (19) with respect to P results in the formula
and substituting into (20) results in the formula
the following equation is derived for the adjoint sensitivity method
is a function of the total current Iq at a particular contact q, which in turn is a linear function of the potential φ(r). The total derivative of the resistance with respect to the parameter vector P is given by the formula
where bounding
where the relation
is used.
which is simply the addition of the contributions of all the points on
I q =S q(A 21φ1 =A 22φ2) (26)
where Sq is a row vector of zeros and ones and the rest of the notation is as in (17). Sq has ones at columns corresponding to the global indices of the nodes representing
I(φ(P),P)=C 1 T(P)φ(P)+C 2 T(P)φ2 (27)
where φ(P) is the unknown potential of the non-contact nodes, and φ2 is the vector of fixed potentials of the contact nodes and is of length Nf, while C1(P) and C2(P) are known parameter-dependent matrices of size N×n0 and Nf×no, respectively. Note that the above derivation is valid only for contacts that are assigned zero potential, i.e., q≠p, where p is the index of the excited contact. However this is not a limitation since only one contact is assigned a nonzero potential and the self-resistance of such contact is given by the sum of all the mutual resistances of the contact
where pm is the m-th component of P.
Derivative Computations with Respect to Parameter Vector P
where zl is one of the six coordinates (x and y coordinates of the three nodes of the triangle) on which the term A(i,j) depends. The global indices of the nodes of triangle Tk are (i,j,l) and the corresponding local indices are (ki, kj, kl). The computation of
is illustrated by the following example. The goal is to compute
where zl=xl, the x coordinate of the l-th global node in triangle Tk. This is achieved through the following algebra steps
in formula (18) may be computed using an instance of a generic perturbation that implements uniform shape changes such as expansion or shrinking, as shown in
for any zl coordinate of an internal node. Only nodes defining the outer boundary will change. The direction of the boundary node perturbation is in the average direction of the normals to both boundary segments connected through the node. This is direction {circumflex over (n)} in
where ∥v∥ is the length of vector v and
which is n0 matrix-vector products, is O(nonp) due to the sparsity of matrices C1 and C2. Finally, the complexity of forming the term
which is np sparse matrix-vector products, is O(Nnp). The total complexity is O(B2N+nonp+Nnp), which is O(B2N), i.e., it is the exact same complexity as solving only the nominal system. The memory complexity may also be shown to be O(B2N), which is the same memory complexity as the one required to solve for nominal resistance alone.
Claims (17)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US12/786,572 US8201122B2 (en) | 2010-05-25 | 2010-05-25 | Computing resistance sensitivities with respect to geometric parameters of conductors with arbitrary shapes |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US12/786,572 US8201122B2 (en) | 2010-05-25 | 2010-05-25 | Computing resistance sensitivities with respect to geometric parameters of conductors with arbitrary shapes |
Publications (2)
Publication Number | Publication Date |
---|---|
US20110296358A1 US20110296358A1 (en) | 2011-12-01 |
US8201122B2 true US8201122B2 (en) | 2012-06-12 |
Family
ID=45023212
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/786,572 Expired - Fee Related US8201122B2 (en) | 2010-05-25 | 2010-05-25 | Computing resistance sensitivities with respect to geometric parameters of conductors with arbitrary shapes |
Country Status (1)
Country | Link |
---|---|
US (1) | US8201122B2 (en) |
Cited By (46)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8400219B2 (en) | 2011-03-24 | 2013-03-19 | Suvolta, Inc. | Analog circuits having improved transistors, and methods therefor |
US8404551B2 (en) | 2010-12-03 | 2013-03-26 | Suvolta, Inc. | Source/drain extension control for advanced transistors |
US8421162B2 (en) | 2009-09-30 | 2013-04-16 | Suvolta, Inc. | Advanced transistors with punch through suppression |
US8461875B1 (en) | 2011-02-18 | 2013-06-11 | Suvolta, Inc. | Digital circuits having improved transistors, and methods therefor |
US8525271B2 (en) | 2011-03-03 | 2013-09-03 | Suvolta, Inc. | Semiconductor structure with improved channel stack and method for fabrication thereof |
US8530286B2 (en) | 2010-04-12 | 2013-09-10 | Suvolta, Inc. | Low power semiconductor transistor structure and method of fabrication thereof |
US8569156B1 (en) | 2011-05-16 | 2013-10-29 | Suvolta, Inc. | Reducing or eliminating pre-amorphization in transistor manufacture |
US8569128B2 (en) | 2010-06-21 | 2013-10-29 | Suvolta, Inc. | Semiconductor structure and method of fabrication thereof with mixed metal types |
US8599623B1 (en) | 2011-12-23 | 2013-12-03 | Suvolta, Inc. | Circuits and methods for measuring circuit elements in an integrated circuit device |
US8614128B1 (en) | 2011-08-23 | 2013-12-24 | Suvolta, Inc. | CMOS structures and processes based on selective thinning |
US8629016B1 (en) | 2011-07-26 | 2014-01-14 | Suvolta, Inc. | Multiple transistor types formed in a common epitaxial layer by differential out-diffusion from a doped underlayer |
US8637955B1 (en) | 2012-08-31 | 2014-01-28 | Suvolta, Inc. | Semiconductor structure with reduced junction leakage and method of fabrication thereof |
US8645878B1 (en) | 2011-08-23 | 2014-02-04 | Suvolta, Inc. | Porting a circuit design from a first semiconductor process to a second semiconductor process |
US8713511B1 (en) | 2011-09-16 | 2014-04-29 | Suvolta, Inc. | Tools and methods for yield-aware semiconductor manufacturing process target generation |
US8735987B1 (en) | 2011-06-06 | 2014-05-27 | Suvolta, Inc. | CMOS gate stack structures and processes |
US8748986B1 (en) | 2011-08-05 | 2014-06-10 | Suvolta, Inc. | Electronic device with controlled threshold voltage |
US8748270B1 (en) | 2011-03-30 | 2014-06-10 | Suvolta, Inc. | Process for manufacturing an improved analog transistor |
US8759872B2 (en) | 2010-06-22 | 2014-06-24 | Suvolta, Inc. | Transistor with threshold voltage set notch and method of fabrication thereof |
US8796048B1 (en) | 2011-05-11 | 2014-08-05 | Suvolta, Inc. | Monitoring and measurement of thin film layers |
US8811068B1 (en) | 2011-05-13 | 2014-08-19 | Suvolta, Inc. | Integrated circuit devices and methods |
US8816754B1 (en) | 2012-11-02 | 2014-08-26 | Suvolta, Inc. | Body bias circuits and methods |
US8819603B1 (en) | 2011-12-15 | 2014-08-26 | Suvolta, Inc. | Memory circuits and methods of making and designing the same |
US8863064B1 (en) | 2012-03-23 | 2014-10-14 | Suvolta, Inc. | SRAM cell layout structure and devices therefrom |
US8877619B1 (en) | 2012-01-23 | 2014-11-04 | Suvolta, Inc. | Process for manufacture of integrated circuits with different channel doping transistor architectures and devices therefrom |
US8883600B1 (en) | 2011-12-22 | 2014-11-11 | Suvolta, Inc. | Transistor having reduced junction leakage and methods of forming thereof |
US8895327B1 (en) | 2011-12-09 | 2014-11-25 | Suvolta, Inc. | Tipless transistors, short-tip transistors, and methods and circuits therefor |
US8970289B1 (en) | 2012-01-23 | 2015-03-03 | Suvolta, Inc. | Circuits and devices for generating bi-directional body bias voltages, and methods therefor |
US8995204B2 (en) | 2011-06-23 | 2015-03-31 | Suvolta, Inc. | Circuit devices and methods having adjustable transistor body bias |
US8999861B1 (en) | 2011-05-11 | 2015-04-07 | Suvolta, Inc. | Semiconductor structure with substitutional boron and method for fabrication thereof |
US9041126B2 (en) | 2012-09-21 | 2015-05-26 | Mie Fujitsu Semiconductor Limited | Deeply depleted MOS transistors having a screening layer and methods thereof |
US9054219B1 (en) | 2011-08-05 | 2015-06-09 | Mie Fujitsu Semiconductor Limited | Semiconductor devices having fin structures and fabrication methods thereof |
US9070477B1 (en) | 2012-12-12 | 2015-06-30 | Mie Fujitsu Semiconductor Limited | Bit interleaved low voltage static random access memory (SRAM) and related methods |
US9093550B1 (en) | 2012-01-31 | 2015-07-28 | Mie Fujitsu Semiconductor Limited | Integrated circuits having a plurality of high-K metal gate FETs with various combinations of channel foundation structure and gate stack structure and methods of making same |
US9093997B1 (en) | 2012-11-15 | 2015-07-28 | Mie Fujitsu Semiconductor Limited | Slew based process and bias monitors and related methods |
US9112484B1 (en) | 2012-12-20 | 2015-08-18 | Mie Fujitsu Semiconductor Limited | Integrated circuit process and bias monitors and related methods |
US9112057B1 (en) | 2012-09-18 | 2015-08-18 | Mie Fujitsu Semiconductor Limited | Semiconductor devices with dopant migration suppression and method of fabrication thereof |
US9236466B1 (en) | 2011-10-07 | 2016-01-12 | Mie Fujitsu Semiconductor Limited | Analog circuits having improved insulated gate transistors, and methods therefor |
US9268885B1 (en) | 2013-02-28 | 2016-02-23 | Mie Fujitsu Semiconductor Limited | Integrated circuit device methods and models with predicted device metric variations |
US9299698B2 (en) | 2012-06-27 | 2016-03-29 | Mie Fujitsu Semiconductor Limited | Semiconductor structure with multiple transistors having various threshold voltages |
US9299801B1 (en) | 2013-03-14 | 2016-03-29 | Mie Fujitsu Semiconductor Limited | Method for fabricating a transistor device with a tuned dopant profile |
US9319013B2 (en) | 2014-08-19 | 2016-04-19 | Mie Fujitsu Semiconductor Limited | Operational amplifier input offset correction with transistor threshold voltage adjustment |
US9406567B1 (en) | 2012-02-28 | 2016-08-02 | Mie Fujitsu Semiconductor Limited | Method for fabricating multiple transistor devices on a substrate with varying threshold voltages |
US9431068B2 (en) | 2012-10-31 | 2016-08-30 | Mie Fujitsu Semiconductor Limited | Dynamic random access memory (DRAM) with low variation transistor peripheral circuits |
US9478571B1 (en) | 2013-05-24 | 2016-10-25 | Mie Fujitsu Semiconductor Limited | Buried channel deeply depleted channel transistor |
US9710006B2 (en) | 2014-07-25 | 2017-07-18 | Mie Fujitsu Semiconductor Limited | Power up body bias circuits and methods |
US10074568B2 (en) | 2009-09-30 | 2018-09-11 | Mie Fujitsu Semiconductor Limited | Electronic devices and systems, and methods for making and using same |
Families Citing this family (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9363026B2 (en) * | 2013-10-11 | 2016-06-07 | Dell Products L.P. | Systems and methods for measurement of electrical channel loss |
KR102250772B1 (en) | 2014-06-27 | 2021-05-11 | 삼성전자주식회사 | Apparatas and method for preventing malfunction in an electronic device |
US10452793B2 (en) | 2014-08-26 | 2019-10-22 | International Business Machines Corporation | Multi-dimension variable predictive modeling for analysis acceleration |
US10387596B2 (en) * | 2014-08-26 | 2019-08-20 | International Business Machines Corporation | Multi-dimension variable predictive modeling for yield analysis acceleration |
Citations (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4024478A (en) | 1975-10-17 | 1977-05-17 | General Electric Company | Printed broadband A. C. grounded microwave terminations |
JPS5833117A (en) | 1981-08-21 | 1983-02-26 | Yokogawa Hewlett Packard Ltd | Electronic measuring device provided with accuracy display |
JPH09128433A (en) | 1995-10-26 | 1997-05-16 | Dainippon Printing Co Ltd | Method for determining diffusion resistance calculation formula of impurity diffusion layer in LSI circuit design |
JPH09180917A (en) | 1995-12-26 | 1997-07-11 | Matsushita Electric Ind Co Ltd | Method of correcting resistance value of chip resistor |
US6022750A (en) | 1996-05-01 | 2000-02-08 | Micron Technology, Inc. | Method for fabricating semiconductor interconnect having test structures for evaluating electrical characteristics of the interconnect |
US6144040A (en) | 1999-01-22 | 2000-11-07 | Lucent Technologies Inc. | Van der pauw structure to measure the resistivity of a doped area under diffusion areas and gate structures |
US6291254B1 (en) | 1997-09-25 | 2001-09-18 | Sequence Design, Inc. | Methods for determining on-chip interconnect process parameters |
US6642737B2 (en) | 2001-10-15 | 2003-11-04 | Texas Instruments Incorporated | Method of generating transistor ac scattering parameters simultaneously with dc characteristics using a single circuit simulation with a self-correction scheme for the artificial dc voltage dropped across the 50-ohm resistor representing transmission line impedance |
US7514681B1 (en) * | 2006-06-13 | 2009-04-07 | Kla-Tencor Technologies Corporation | Electrical process monitoring using mirror-mode electron microscopy |
US20100094603A1 (en) * | 2001-12-31 | 2010-04-15 | George Danko | Multiphase physical transport modeling method and modeling system |
US20110113396A1 (en) * | 2007-03-30 | 2011-05-12 | Nahmsuk Oh | Determining a design attribute by estimation and by calibration of estimated value |
-
2010
- 2010-05-25 US US12/786,572 patent/US8201122B2/en not_active Expired - Fee Related
Patent Citations (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4024478A (en) | 1975-10-17 | 1977-05-17 | General Electric Company | Printed broadband A. C. grounded microwave terminations |
JPS5833117A (en) | 1981-08-21 | 1983-02-26 | Yokogawa Hewlett Packard Ltd | Electronic measuring device provided with accuracy display |
JPH09128433A (en) | 1995-10-26 | 1997-05-16 | Dainippon Printing Co Ltd | Method for determining diffusion resistance calculation formula of impurity diffusion layer in LSI circuit design |
JPH09180917A (en) | 1995-12-26 | 1997-07-11 | Matsushita Electric Ind Co Ltd | Method of correcting resistance value of chip resistor |
US6022750A (en) | 1996-05-01 | 2000-02-08 | Micron Technology, Inc. | Method for fabricating semiconductor interconnect having test structures for evaluating electrical characteristics of the interconnect |
US6291254B1 (en) | 1997-09-25 | 2001-09-18 | Sequence Design, Inc. | Methods for determining on-chip interconnect process parameters |
US6312963B1 (en) | 1997-09-25 | 2001-11-06 | Sequence Design, Inc. | Methods for determining on-chip interconnect process parameters |
US6403389B1 (en) | 1997-09-25 | 2002-06-11 | Sequence Design, Inc. | Method for determining on-chip sheet resistivity |
US6144040A (en) | 1999-01-22 | 2000-11-07 | Lucent Technologies Inc. | Van der pauw structure to measure the resistivity of a doped area under diffusion areas and gate structures |
US6642737B2 (en) | 2001-10-15 | 2003-11-04 | Texas Instruments Incorporated | Method of generating transistor ac scattering parameters simultaneously with dc characteristics using a single circuit simulation with a self-correction scheme for the artificial dc voltage dropped across the 50-ohm resistor representing transmission line impedance |
US20100094603A1 (en) * | 2001-12-31 | 2010-04-15 | George Danko | Multiphase physical transport modeling method and modeling system |
US7514681B1 (en) * | 2006-06-13 | 2009-04-07 | Kla-Tencor Technologies Corporation | Electrical process monitoring using mirror-mode electron microscopy |
US20110113396A1 (en) * | 2007-03-30 | 2011-05-12 | Nahmsuk Oh | Determining a design attribute by estimation and by calibration of estimated value |
Non-Patent Citations (4)
Title |
---|
El-Moselhy et. al., "Efficient Algorithm for the Computation of On-chip Capacitance Sensitivities with respect to a lLarge Set of Parameters," Design Automation Conference, Jun. 2008, Anaheim, CA. |
Qu et. al., "Finite-Element Computation of Sensitivities of Interconnect Parasitic Capacitances to the Process Variation in VLSI," IEEE Transaction on Magnetics, vol. 44, No. 6, Jun. 2008, pp. 1386-1389. |
Sakkas, "Potential Distribution and Multi-Terminal DC Resistance Computations for LSI Technology," IBM Jour of R & D, vol. 23, No. 6, Nov. 1979, pp. 640-651. |
Takahashi Mitsuhashi et al., IEEE Tran. on CAD, vol. 6 No. 3, May 1987, pp. 337-345. |
Cited By (99)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US11887895B2 (en) | 2009-09-30 | 2024-01-30 | United Semiconductor Japan Co., Ltd. | Electronic devices and systems, and methods for making and using the same |
US9508800B2 (en) | 2009-09-30 | 2016-11-29 | Mie Fujitsu Semiconductor Limited | Advanced transistors with punch through suppression |
US8421162B2 (en) | 2009-09-30 | 2013-04-16 | Suvolta, Inc. | Advanced transistors with punch through suppression |
US11062950B2 (en) | 2009-09-30 | 2021-07-13 | United Semiconductor Japan Co., Ltd. | Electronic devices and systems, and methods for making and using the same |
US10325986B2 (en) | 2009-09-30 | 2019-06-18 | Mie Fujitsu Semiconductor Limited | Advanced transistors with punch through suppression |
US9263523B2 (en) | 2009-09-30 | 2016-02-16 | Mie Fujitsu Semiconductor Limited | Advanced transistors with punch through suppression |
US10217668B2 (en) | 2009-09-30 | 2019-02-26 | Mie Fujitsu Semiconductor Limited | Electronic devices and systems, and methods for making and using the same |
US10074568B2 (en) | 2009-09-30 | 2018-09-11 | Mie Fujitsu Semiconductor Limited | Electronic devices and systems, and methods for making and using same |
US10224244B2 (en) | 2009-09-30 | 2019-03-05 | Mie Fujitsu Semiconductor Limited | Electronic devices and systems, and methods for making and using the same |
US9496261B2 (en) | 2010-04-12 | 2016-11-15 | Mie Fujitsu Semiconductor Limited | Low power semiconductor transistor structure and method of fabrication thereof |
US9865596B2 (en) | 2010-04-12 | 2018-01-09 | Mie Fujitsu Semiconductor Limited | Low power semiconductor transistor structure and method of fabrication thereof |
US8530286B2 (en) | 2010-04-12 | 2013-09-10 | Suvolta, Inc. | Low power semiconductor transistor structure and method of fabrication thereof |
US8569128B2 (en) | 2010-06-21 | 2013-10-29 | Suvolta, Inc. | Semiconductor structure and method of fabrication thereof with mixed metal types |
US9224733B2 (en) | 2010-06-21 | 2015-12-29 | Mie Fujitsu Semiconductor Limited | Semiconductor structure and method of fabrication thereof with mixed metal types |
US9922977B2 (en) | 2010-06-22 | 2018-03-20 | Mie Fujitsu Semiconductor Limited | Transistor with threshold voltage set notch and method of fabrication thereof |
US8759872B2 (en) | 2010-06-22 | 2014-06-24 | Suvolta, Inc. | Transistor with threshold voltage set notch and method of fabrication thereof |
US9418987B2 (en) | 2010-06-22 | 2016-08-16 | Mie Fujitsu Semiconductor Limited | Transistor with threshold voltage set notch and method of fabrication thereof |
US8686511B2 (en) | 2010-12-03 | 2014-04-01 | Suvolta, Inc. | Source/drain extension control for advanced transistors |
US8404551B2 (en) | 2010-12-03 | 2013-03-26 | Suvolta, Inc. | Source/drain extension control for advanced transistors |
US9006843B2 (en) | 2010-12-03 | 2015-04-14 | Suvolta, Inc. | Source/drain extension control for advanced transistors |
US8563384B2 (en) | 2010-12-03 | 2013-10-22 | Suvolta, Inc. | Source/drain extension control for advanced transistors |
US10250257B2 (en) | 2011-02-18 | 2019-04-02 | Mie Fujitsu Semiconductor Limited | Digital circuits having improved transistors, and methods therefor |
US9838012B2 (en) | 2011-02-18 | 2017-12-05 | Mie Fujitsu Semiconductor Limited | Digital circuits having improved transistors, and methods therefor |
US9184750B1 (en) | 2011-02-18 | 2015-11-10 | Mie Fujitsu Semiconductor Limited | Digital circuits having improved transistors, and methods therefor |
US9680470B2 (en) | 2011-02-18 | 2017-06-13 | Mie Fujitsu Semiconductor Limited | Digital circuits having improved transistors, and methods therefor |
US9985631B2 (en) | 2011-02-18 | 2018-05-29 | Mie Fujitsu Semiconductor Limited | Digital circuits having improved transistors, and methods therefor |
US8461875B1 (en) | 2011-02-18 | 2013-06-11 | Suvolta, Inc. | Digital circuits having improved transistors, and methods therefor |
US9111785B2 (en) | 2011-03-03 | 2015-08-18 | Mie Fujitsu Semiconductor Limited | Semiconductor structure with improved channel stack and method for fabrication thereof |
US8525271B2 (en) | 2011-03-03 | 2013-09-03 | Suvolta, Inc. | Semiconductor structure with improved channel stack and method for fabrication thereof |
US8400219B2 (en) | 2011-03-24 | 2013-03-19 | Suvolta, Inc. | Analog circuits having improved transistors, and methods therefor |
US9231541B2 (en) | 2011-03-24 | 2016-01-05 | Mie Fujitsu Semiconductor Limited | Analog circuits having improved transistors, and methods therefor |
US8847684B2 (en) | 2011-03-24 | 2014-09-30 | Suvolta, Inc. | Analog circuits having improved transistors, and methods therefor |
US8748270B1 (en) | 2011-03-30 | 2014-06-10 | Suvolta, Inc. | Process for manufacturing an improved analog transistor |
US9093469B2 (en) | 2011-03-30 | 2015-07-28 | Mie Fujitsu Semiconductor Limited | Analog transistor |
US8999861B1 (en) | 2011-05-11 | 2015-04-07 | Suvolta, Inc. | Semiconductor structure with substitutional boron and method for fabrication thereof |
US8796048B1 (en) | 2011-05-11 | 2014-08-05 | Suvolta, Inc. | Monitoring and measurement of thin film layers |
US9741428B2 (en) | 2011-05-13 | 2017-08-22 | Mie Fujitsu Semiconductor Limited | Integrated circuit devices and methods |
US9966130B2 (en) | 2011-05-13 | 2018-05-08 | Mie Fujitsu Semiconductor Limited | Integrated circuit devices and methods |
US9362291B1 (en) | 2011-05-13 | 2016-06-07 | Mie Fujitsu Semiconductor Limited | Integrated circuit devices and methods |
US8811068B1 (en) | 2011-05-13 | 2014-08-19 | Suvolta, Inc. | Integrated circuit devices and methods |
US9514940B2 (en) | 2011-05-16 | 2016-12-06 | Mie Fujitsu Semiconductor Limited | Reducing or eliminating pre-amorphization in transistor manufacture |
US8569156B1 (en) | 2011-05-16 | 2013-10-29 | Suvolta, Inc. | Reducing or eliminating pre-amorphization in transistor manufacture |
US8937005B2 (en) | 2011-05-16 | 2015-01-20 | Suvolta, Inc. | Reducing or eliminating pre-amorphization in transistor manufacture |
US9793172B2 (en) | 2011-05-16 | 2017-10-17 | Mie Fujitsu Semiconductor Limited | Reducing or eliminating pre-amorphization in transistor manufacture |
US8735987B1 (en) | 2011-06-06 | 2014-05-27 | Suvolta, Inc. | CMOS gate stack structures and processes |
US9281248B1 (en) | 2011-06-06 | 2016-03-08 | Mie Fujitsu Semiconductor Limited | CMOS gate stack structures and processes |
US8995204B2 (en) | 2011-06-23 | 2015-03-31 | Suvolta, Inc. | Circuit devices and methods having adjustable transistor body bias |
US8653604B1 (en) | 2011-07-26 | 2014-02-18 | Suvolta, Inc. | Multiple transistor types formed in a common epitaxial layer by differential out-diffusion from a doped underlayer |
US8629016B1 (en) | 2011-07-26 | 2014-01-14 | Suvolta, Inc. | Multiple transistor types formed in a common epitaxial layer by differential out-diffusion from a doped underlayer |
US8916937B1 (en) | 2011-07-26 | 2014-12-23 | Suvolta, Inc. | Multiple transistor types formed in a common epitaxial layer by differential out-diffusion from a doped underlayer |
US9054219B1 (en) | 2011-08-05 | 2015-06-09 | Mie Fujitsu Semiconductor Limited | Semiconductor devices having fin structures and fabrication methods thereof |
US8963249B1 (en) | 2011-08-05 | 2015-02-24 | Suvolta, Inc. | Electronic device with controlled threshold voltage |
US8748986B1 (en) | 2011-08-05 | 2014-06-10 | Suvolta, Inc. | Electronic device with controlled threshold voltage |
US8806395B1 (en) | 2011-08-23 | 2014-08-12 | Suvolta, Inc. | Porting a circuit design from a first semiconductor process to a second semiconductor process |
US8645878B1 (en) | 2011-08-23 | 2014-02-04 | Suvolta, Inc. | Porting a circuit design from a first semiconductor process to a second semiconductor process |
US9117746B1 (en) | 2011-08-23 | 2015-08-25 | Mie Fujitsu Semiconductor Limited | Porting a circuit design from a first semiconductor process to a second semiconductor process |
US8614128B1 (en) | 2011-08-23 | 2013-12-24 | Suvolta, Inc. | CMOS structures and processes based on selective thinning |
US9391076B1 (en) | 2011-08-23 | 2016-07-12 | Mie Fujitsu Semiconductor Limited | CMOS structures and processes based on selective thinning |
US8713511B1 (en) | 2011-09-16 | 2014-04-29 | Suvolta, Inc. | Tools and methods for yield-aware semiconductor manufacturing process target generation |
US9236466B1 (en) | 2011-10-07 | 2016-01-12 | Mie Fujitsu Semiconductor Limited | Analog circuits having improved insulated gate transistors, and methods therefor |
US8895327B1 (en) | 2011-12-09 | 2014-11-25 | Suvolta, Inc. | Tipless transistors, short-tip transistors, and methods and circuits therefor |
US8819603B1 (en) | 2011-12-15 | 2014-08-26 | Suvolta, Inc. | Memory circuits and methods of making and designing the same |
US9196727B2 (en) | 2011-12-22 | 2015-11-24 | Mie Fujitsu Semiconductor Limited | High uniformity screen and epitaxial layers for CMOS devices |
US8883600B1 (en) | 2011-12-22 | 2014-11-11 | Suvolta, Inc. | Transistor having reduced junction leakage and methods of forming thereof |
US9368624B2 (en) | 2011-12-22 | 2016-06-14 | Mie Fujitsu Semiconductor Limited | Method for fabricating a transistor with reduced junction leakage current |
US9297850B1 (en) | 2011-12-23 | 2016-03-29 | Mie Fujitsu Semiconductor Limited | Circuits and methods for measuring circuit elements in an integrated circuit device |
US8599623B1 (en) | 2011-12-23 | 2013-12-03 | Suvolta, Inc. | Circuits and methods for measuring circuit elements in an integrated circuit device |
US8970289B1 (en) | 2012-01-23 | 2015-03-03 | Suvolta, Inc. | Circuits and devices for generating bi-directional body bias voltages, and methods therefor |
US8877619B1 (en) | 2012-01-23 | 2014-11-04 | Suvolta, Inc. | Process for manufacture of integrated circuits with different channel doping transistor architectures and devices therefrom |
US9093550B1 (en) | 2012-01-31 | 2015-07-28 | Mie Fujitsu Semiconductor Limited | Integrated circuits having a plurality of high-K metal gate FETs with various combinations of channel foundation structure and gate stack structure and methods of making same |
US9385047B2 (en) | 2012-01-31 | 2016-07-05 | Mie Fujitsu Semiconductor Limited | Integrated circuits having a plurality of high-K metal gate FETs with various combinations of channel foundation structure and gate stack structure and methods of making same |
US9406567B1 (en) | 2012-02-28 | 2016-08-02 | Mie Fujitsu Semiconductor Limited | Method for fabricating multiple transistor devices on a substrate with varying threshold voltages |
US8863064B1 (en) | 2012-03-23 | 2014-10-14 | Suvolta, Inc. | SRAM cell layout structure and devices therefrom |
US9424385B1 (en) | 2012-03-23 | 2016-08-23 | Mie Fujitsu Semiconductor Limited | SRAM cell layout structure and devices therefrom |
US9299698B2 (en) | 2012-06-27 | 2016-03-29 | Mie Fujitsu Semiconductor Limited | Semiconductor structure with multiple transistors having various threshold voltages |
US10217838B2 (en) | 2012-06-27 | 2019-02-26 | Mie Fujitsu Semiconductor Limited | Semiconductor structure with multiple transistors having various threshold voltages |
US9812550B2 (en) | 2012-06-27 | 2017-11-07 | Mie Fujitsu Semiconductor Limited | Semiconductor structure with multiple transistors having various threshold voltages |
US10014387B2 (en) | 2012-06-27 | 2018-07-03 | Mie Fujitsu Semiconductor Limited | Semiconductor structure with multiple transistors having various threshold voltages |
US9105711B2 (en) | 2012-08-31 | 2015-08-11 | Mie Fujitsu Semiconductor Limited | Semiconductor structure with reduced junction leakage and method of fabrication thereof |
US8637955B1 (en) | 2012-08-31 | 2014-01-28 | Suvolta, Inc. | Semiconductor structure with reduced junction leakage and method of fabrication thereof |
US9112057B1 (en) | 2012-09-18 | 2015-08-18 | Mie Fujitsu Semiconductor Limited | Semiconductor devices with dopant migration suppression and method of fabrication thereof |
US9041126B2 (en) | 2012-09-21 | 2015-05-26 | Mie Fujitsu Semiconductor Limited | Deeply depleted MOS transistors having a screening layer and methods thereof |
US9431068B2 (en) | 2012-10-31 | 2016-08-30 | Mie Fujitsu Semiconductor Limited | Dynamic random access memory (DRAM) with low variation transistor peripheral circuits |
US8816754B1 (en) | 2012-11-02 | 2014-08-26 | Suvolta, Inc. | Body bias circuits and methods |
US9154123B1 (en) | 2012-11-02 | 2015-10-06 | Mie Fujitsu Semiconductor Limited | Body bias circuits and methods |
US9093997B1 (en) | 2012-11-15 | 2015-07-28 | Mie Fujitsu Semiconductor Limited | Slew based process and bias monitors and related methods |
US9319034B2 (en) | 2012-11-15 | 2016-04-19 | Mie Fujitsu Semiconductor Limited | Slew based process and bias monitors and related methods |
US9070477B1 (en) | 2012-12-12 | 2015-06-30 | Mie Fujitsu Semiconductor Limited | Bit interleaved low voltage static random access memory (SRAM) and related methods |
US9276561B2 (en) | 2012-12-20 | 2016-03-01 | Mie Fujitsu Semiconductor Limited | Integrated circuit process and bias monitors and related methods |
US9112484B1 (en) | 2012-12-20 | 2015-08-18 | Mie Fujitsu Semiconductor Limited | Integrated circuit process and bias monitors and related methods |
US9268885B1 (en) | 2013-02-28 | 2016-02-23 | Mie Fujitsu Semiconductor Limited | Integrated circuit device methods and models with predicted device metric variations |
US9893148B2 (en) | 2013-03-14 | 2018-02-13 | Mie Fujitsu Semiconductor Limited | Method for fabricating a transistor device with a tuned dopant profile |
US9299801B1 (en) | 2013-03-14 | 2016-03-29 | Mie Fujitsu Semiconductor Limited | Method for fabricating a transistor device with a tuned dopant profile |
US9577041B2 (en) | 2013-03-14 | 2017-02-21 | Mie Fujitsu Semiconductor Limited | Method for fabricating a transistor device with a tuned dopant profile |
US9991300B2 (en) | 2013-05-24 | 2018-06-05 | Mie Fujitsu Semiconductor Limited | Buried channel deeply depleted channel transistor |
US9786703B2 (en) | 2013-05-24 | 2017-10-10 | Mie Fujitsu Semiconductor Limited | Buried channel deeply depleted channel transistor |
US9478571B1 (en) | 2013-05-24 | 2016-10-25 | Mie Fujitsu Semiconductor Limited | Buried channel deeply depleted channel transistor |
US9710006B2 (en) | 2014-07-25 | 2017-07-18 | Mie Fujitsu Semiconductor Limited | Power up body bias circuits and methods |
US9319013B2 (en) | 2014-08-19 | 2016-04-19 | Mie Fujitsu Semiconductor Limited | Operational amplifier input offset correction with transistor threshold voltage adjustment |
Also Published As
Publication number | Publication date |
---|---|
US20110296358A1 (en) | 2011-12-01 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US8201122B2 (en) | Computing resistance sensitivities with respect to geometric parameters of conductors with arbitrary shapes | |
US8201113B2 (en) | Method and apparatus for multi-die thermal analysis | |
US8504958B2 (en) | Method and apparatus for thermal analysis | |
US8555236B2 (en) | Non-invasive leakage power device characterization of integrated circuits using device grouping and compressive sensing | |
KR101029278B1 (en) | Simulation technique | |
CN110728096A (en) | Methods of fabricating integrated circuits and computing systems for designing integrated circuits | |
US9165102B1 (en) | Routing standard cell-based integrated circuits | |
US20070225925A1 (en) | Extracting high frequency impedance in a circuit design using broadband representations | |
US20140123086A1 (en) | Parasitic extraction in an integrated circuit with multi-patterning requirements | |
JP4435685B2 (en) | Method for extracting wiring parasitics related to filtered interconnections in integrated circuits | |
CN114510892A (en) | A high-performance simulation method for simulating the total dose effect of MOSFET devices | |
US9672319B1 (en) | Methods, systems, and articles of manufacture for implementing electronic designs with a pseudo-3D analysis mechanism | |
KR20150059128A (en) | Method of designing fin field effect transistor(finfet)-based circuit and system for implementing the same | |
Lopera et al. | Applying gnns to timing estimation at rtl | |
WO2023056642A1 (en) | Method for identifying target circuit in circuit system and electronic device | |
US9721059B1 (en) | Post-layout thermal-aware integrated circuit performance modeling | |
US9507906B2 (en) | Metal interconnect modeling | |
Chen et al. | Analog IC aging-induced degradation estimation via heterogeneous graph convolutional networks | |
US8719760B1 (en) | Validating integrated circuit simulation results | |
CN115293078B (en) | Method and device for rewriting nodes of integrated circuit, electronic equipment and medium | |
US10685163B2 (en) | Computationally efficient nano-scale conductor resistance model | |
CN102054090A (en) | Statistical timing analysis method and device based on improved adaptive random configuration method | |
CN112417794B (en) | Scattering parameter calculation method | |
US7509247B2 (en) | Electromagnetic solutions for full-chip analysis | |
US9946824B2 (en) | Efficient Ceff model for gate output slew computation in early synthesis |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: INTERNATIONAL BUSINESS MACHINES CORPORATION, NEW Y Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:DEWEY, LEWIS WILLIAM, III;EL-MOSELHY, TAREK ALI;ELFADEL, IBRAHIM M.;SIGNING DATES FROM 20100429 TO 20100503;REEL/FRAME:024433/0831 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
AS | Assignment |
Owner name: GLOBALFOUNDRIES U.S. 2 LLC, NEW YORK Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:INTERNATIONAL BUSINESS MACHINES CORPORATION;REEL/FRAME:036550/0001 Effective date: 20150629 |
|
AS | Assignment |
Owner name: GLOBALFOUNDRIES INC., CAYMAN ISLANDS Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:GLOBALFOUNDRIES U.S. 2 LLC;GLOBALFOUNDRIES U.S. INC.;REEL/FRAME:036779/0001 Effective date: 20150910 |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
AS | Assignment |
Owner name: WILMINGTON TRUST, NATIONAL ASSOCIATION, DELAWARE Free format text: SECURITY AGREEMENT;ASSIGNOR:GLOBALFOUNDRIES INC.;REEL/FRAME:049490/0001 Effective date: 20181127 |
|
FEPP | Fee payment procedure |
Free format text: MAINTENANCE FEE REMINDER MAILED (ORIGINAL EVENT CODE: REM.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
LAPS | Lapse for failure to pay maintenance fees |
Free format text: PATENT EXPIRED FOR FAILURE TO PAY MAINTENANCE FEES (ORIGINAL EVENT CODE: EXP.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
STCH | Information on status: patent discontinuation |
Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362 |
|
FP | Lapsed due to failure to pay maintenance fee |
Effective date: 20200612 |
|
AS | Assignment |
Owner name: GLOBALFOUNDRIES INC., CAYMAN ISLANDS Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:WILMINGTON TRUST, NATIONAL ASSOCIATION;REEL/FRAME:054636/0001 Effective date: 20201117 |
|
AS | Assignment |
Owner name: GLOBALFOUNDRIES U.S. INC., NEW YORK Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:WILMINGTON TRUST, NATIONAL ASSOCIATION;REEL/FRAME:056987/0001 Effective date: 20201117 |