US8189691B2 - Apparatus for receiving differential signal using a differential amplifier - Google Patents

Apparatus for receiving differential signal using a differential amplifier Download PDF

Info

Publication number
US8189691B2
US8189691B2 US11/632,028 US63202805A US8189691B2 US 8189691 B2 US8189691 B2 US 8189691B2 US 63202805 A US63202805 A US 63202805A US 8189691 B2 US8189691 B2 US 8189691B2
Authority
US
United States
Prior art keywords
transistor
bus
coupled
switch
transistors
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active, expires
Application number
US11/632,028
Other versions
US20110188606A1 (en
Inventor
Jelle Nico Wolthek
Cornelis Klass Waardenburg
Cecilius Gerardus Kwakernaat
Stefan Gerhard Erich Butselaar
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NXP BV
Original Assignee
NXP BV
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NXP BV filed Critical NXP BV
Assigned to NXP B.V. reassignment NXP B.V. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: KONINKLIJKE PHILIPS ELECTRONICS N.V.
Assigned to NXP B.V. reassignment NXP B.V. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: BUTSELAAR, STEFAN GERHARD ERICH, KWAKERNAAT, CECILIUS GERARDUS, WAARDENBURG, CORNELIS KLASS, WOLTHEK, JELLE NICO
Publication of US20110188606A1 publication Critical patent/US20110188606A1/en
Application granted granted Critical
Publication of US8189691B2 publication Critical patent/US8189691B2/en
Assigned to MORGAN STANLEY SENIOR FUNDING, INC. reassignment MORGAN STANLEY SENIOR FUNDING, INC. SECURITY AGREEMENT SUPPLEMENT Assignors: NXP B.V.
Assigned to MORGAN STANLEY SENIOR FUNDING, INC. reassignment MORGAN STANLEY SENIOR FUNDING, INC. CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12092129 PREVIOUSLY RECORDED ON REEL 038017 FRAME 0058. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT. Assignors: NXP B.V.
Assigned to MORGAN STANLEY SENIOR FUNDING, INC. reassignment MORGAN STANLEY SENIOR FUNDING, INC. CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12681366 PREVIOUSLY RECORDED ON REEL 038017 FRAME 0058. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT. Assignors: NXP B.V.
Assigned to MORGAN STANLEY SENIOR FUNDING, INC. reassignment MORGAN STANLEY SENIOR FUNDING, INC. CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12681366 PREVIOUSLY RECORDED ON REEL 039361 FRAME 0212. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT. Assignors: NXP B.V.
Assigned to NXP B.V. reassignment NXP B.V. RELEASE BY SECURED PARTY (SEE DOCUMENT FOR DETAILS). Assignors: MORGAN STANLEY SENIOR FUNDING, INC.
Assigned to MORGAN STANLEY SENIOR FUNDING, INC. reassignment MORGAN STANLEY SENIOR FUNDING, INC. CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12298143 PREVIOUSLY RECORDED ON REEL 042762 FRAME 0145. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT. Assignors: NXP B.V.
Assigned to MORGAN STANLEY SENIOR FUNDING, INC. reassignment MORGAN STANLEY SENIOR FUNDING, INC. CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12298143 PREVIOUSLY RECORDED ON REEL 042985 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT. Assignors: NXP B.V.
Assigned to MORGAN STANLEY SENIOR FUNDING, INC. reassignment MORGAN STANLEY SENIOR FUNDING, INC. CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12298143 PREVIOUSLY RECORDED ON REEL 039361 FRAME 0212. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT. Assignors: NXP B.V.
Assigned to MORGAN STANLEY SENIOR FUNDING, INC. reassignment MORGAN STANLEY SENIOR FUNDING, INC. CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12298143 PREVIOUSLY RECORDED ON REEL 038017 FRAME 0058. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT. Assignors: NXP B.V.
Active legal-status Critical Current
Adjusted expiration legal-status Critical

Links

Images

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/40—Bus structure
    • G06F13/4063—Device-to-bus coupling
    • G06F13/4068—Electrical coupling
    • G06F13/4072—Drivers or receivers
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00—Baseband systems
    • H04L25/02—Details ; arrangements for supplying electrical power along data transmission lines
    • H04L25/0264—Arrangements for coupling to transmission lines
    • H04L25/0272—Arrangements for coupling to multiple lines, e.g. for differential transmission
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00—Baseband systems
    • H04L25/02—Details ; arrangements for supplying electrical power along data transmission lines
    • H04L25/0264—Arrangements for coupling to transmission lines
    • H04L25/0292—Arrangements specific to the receiver end
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03F—AMPLIFIERS
    • H03F2203/00—Indexing scheme relating to amplifiers with only discharge tubes or only semiconductor devices as amplifying elements covered by H03F3/00
    • H03F2203/72—Indexing scheme relating to gated amplifiers, i.e. amplifiers which are rendered operative or inoperative by means of a control signal
    • H03F2203/7203—Indexing scheme relating to gated amplifiers, i.e. amplifiers which are rendered operative or inoperative by means of a control signal the gated amplifier being switched on or off by a switch in the bias circuit of the amplifier controlling a bias current in the amplifier

Definitions

  • Such receivers usually have two resistive input branches, which are used to weaken the input signals from the data bus.
  • two voltage sources in combination with two comparators are used for detecting the two levels.
  • the exact detection levels are mainly defined by the voltage sources. If the voltage sources do not deliver exactly the same voltage, witch can easily occur in practice, the positive and negative detection levels are not equal, which should be avoided.
  • FIG. 1 shows a receiver for a differential data bus with two lines bm and bp.
  • This bus works with differential signals, the signals always have opposite polarities, if the bus is not disturbed.
  • the bus may be, for example, one according to the FlexRay standard.
  • FIG. 1 shows that the input stage of the receiver is provided with two branches with resistive dividers, which are used to accommodate high common input voltages.
  • the first divider comprises three resistors 4 , 5 and 6 in series. Resistor 4 is coupled to the line bp of the bus.
  • the second divider comprises three resistors 1 , 2 and 3 , also in series, of which resistor 1 is coupled to the other line bm of the data bus.
  • connection between resistor 1 and resistor 2 is coupled to the input of an inverter 7 , whose output is coupled to a connection between resistors 3 and 6 .
  • a second inverter 8 is coupled to the connection between resistors 4 and 5 and the connection between the last transistors 3 and 6 of the dividers.
  • connection between the resistors 5 and 6 is coupled to the base of a first bipolar npn-transistor 9 , while the connection between the transistors 2 and 3 is coupled to the base of a second bipolar npn-transistor 10 .
  • the collectors of the transistors 9 and 10 are coupled via current sources 11 and 12 to a power source V+ with positive voltage.
  • the emitters of the two transistors 9 and 10 are coupled via a resistor 13 which, together with a current source 14 , forms a voltage source which is used for detecting positive and negative levels, as will be explained below.
  • the two transistors 9 and 10 and the resistor 13 form a differential amplifier.
  • the current source 14 can be switched to either side of the resistor 13 by a switch 15 , which is controlled by a control logic 16 .
  • the negative input of the second comparator 17 and the positive input of the first comparator 18 are coupled to the collector of the second transistor 10 , while the positive input of comparator 17 and the negative input of comparator 18 are coupled to the collector of the first transistor 9 .
  • one voltage source is formed with one resistor 13 and one current source 14 .
  • the switch 15 serves to determine whether a positive or a negative differential voltage has to be detected.
  • the timing diagram shows the voltages of several signals in the receiver.
  • the first two signals in FIG. 2 are the bus signals bm and bp on the bus lines.
  • this is a differential bus, for example a bus according to the FlexRay-standard, the signals bm and bp have opposite polarities.
  • the next two signals in the diagram are the signals V 1 and V 2 . These are bus signals bm and bp which have been weakened by input dividers formed by the resistors 1 to 6 .
  • the signals V 1 and V 2 are applied to the bases of the transistors 9 and 10 , respectively.
  • the next two signals show the voltages at the collectors of the transistors 9 and 10 .
  • the timing diagram shows that in fact at the next transition the signal bp changes from high to low and that signal bm from low to high. This time, the transistors 9 and 10 are switched to the opposite positions, so that the potential at the collector of transistor 9 goes up and that at the collector of transistor 10 goes down. Consequently, the signal RXD 1 shows a rising edge and RXD 0 shows a falling edge this time, so that the control logic 16 switches the switch 15 to its second position, in which the current source is coupled to the emitter of transistor 10 .
  • RXD 1 goes from 1 to 0, RXD 0 goes from 0 to 1, and the control logic switches the tail current back to the other side of the resistor.

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • General Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Dc Digital Transmission (AREA)
  • Amplifiers (AREA)
  • Logic Circuits (AREA)

Abstract

The invention relates to a receiver for a differential data bus with two resistive branches (1, 2, 3; 4, 5, 6), with a differential amplifier with two transistors (9, 10), with a resistor (13), and with a control logic (16) that controls a switch (15) with which a current from a current source (14) is switchable to either side of the resistor (13), which resistor couples the two transistors (9, 10), and with two operational amplifiers (17, 18) which are coupled to the two transistors (9,10) of the differential amplifier with opposite poles, in which receiver the control logic detects from the output signals of the two operational amplifiers (17,18) whether a “0” or a “1” is expected on the bus and which receiver sets the switch (25) accordingly so that a comparison with the received bus signal is made.

Description

BACKGROUND OF THE INVENTION
The invention relates to a receiver for receiving data from a differential data bus with two lines which can detect a positive and a negative level on the bus lines.
Such receivers usually have two resistive input branches, which are used to weaken the input signals from the data bus. According to solutions in the state of the art, two voltage sources in combination with two comparators are used for detecting the two levels. The exact detection levels are mainly defined by the voltage sources. If the voltage sources do not deliver exactly the same voltage, witch can easily occur in practice, the positive and negative detection levels are not equal, which should be avoided.
It is an object of the invention to provide a receiver for a differential data bus which ensures symmetrical detection levels of positive and negative signals.
This object is achieved by the receiver having the features according to claim 1:
Receiver for a differential data bus with two resistive branches, with a differential amplifier with two transistors, with a resistor, and with a control logic that controls a switch with which a current from a current source is switchable to either side of the resistor, which resistor couples the two transistors, and with two operational amplifiers which are coupled to the two transistors of the differential amplifier with opposite poles, in which receiver the control logic detects from the output signals of the two operational amplifiers whether a “0” or a “1” is expected on the bus and which receiver sets the switch accordingly so that a comparison with the received bus signal is made.
The receiver according to the invention uses only one voltage source instead of two in order to avoid level mismatches. This one voltage source is realized with one current source and one resistor. By switching the resistor between two branches of a differential amplifier this voltage source can be used for detecting a positive level on one line and a negative level on the other line, or vice versa. This ensures an absolutely symmetrical detection of levels of the two polarities, which has the consequence of a very low jitter.
The control logic puts the switch with which the current is switched on either side of the differential amplifier in accordance with the falling edge last received.
According to the advantageous measures of claim 2, two transistors can be used as the differential amplifier, thus providing a simple circuitry.
BRIEF DESCRIPTION OF THE DRAWINGS
The invention will be further described with reference to the drawings, in which:
FIG. 1 is a schematic block diagram of an embodiment of a receiver according to the invention with only one voltage source used for the detection of positive as well as negative levels, and
FIG. 2 is a timing diagram of the receiver according to FIG. 1 with several bits received from the data bus.
 DETAILED DESCRIPTION
The schematic block diagram of FIG. 1 shows a receiver for a differential data bus with two lines bm and bp. As this bus works with differential signals, the signals always have opposite polarities, if the bus is not disturbed. The bus may be, for example, one according to the FlexRay standard.
FIG. 1 shows that the input stage of the receiver is provided with two branches with resistive dividers, which are used to accommodate high common input voltages.
The first divider comprises three resistors 4, 5 and 6 in series. Resistor 4 is coupled to the line bp of the bus. The second divider comprises three resistors 1, 2 and 3, also in series, of which resistor 1 is coupled to the other line bm of the data bus.
The connection between resistor 1 and resistor 2 is coupled to the input of an inverter 7, whose output is coupled to a connection between resistors 3 and 6. In the same way a second inverter 8 is coupled to the connection between resistors 4 and 5 and the connection between the last transistors 3 and 6 of the dividers.
The connection between the resistors 5 and 6 is coupled to the base of a first bipolar npn-transistor 9, while the connection between the transistors 2 and 3 is coupled to the base of a second bipolar npn-transistor 10.
The collectors of the transistors 9 and 10 are coupled via current sources 11 and 12 to a power source V+ with positive voltage.
The emitters of the two transistors 9 and 10 are coupled via a resistor 13 which, together with a current source 14, forms a voltage source which is used for detecting positive and negative levels, as will be explained below. The two transistors 9 and 10 and the resistor 13 form a differential amplifier.
The current source 14 can be switched to either side of the resistor 13 by a switch 15, which is controlled by a control logic 16.
The data outputs are realized by a second comparator 17 and a first comparator 18, which deliver the output signals RXD1 and RXD0.
The negative input of the second comparator 17 and the positive input of the first comparator 18 are coupled to the collector of the second transistor 10, while the positive input of comparator 17 and the negative input of comparator 18 are coupled to the collector of the first transistor 9.
As already mentioned, instead of using two separate voltage sources, one voltage source is formed with one resistor 13 and one current source 14. The switch 15 serves to determine whether a positive or a negative differential voltage has to be detected.
The control logic 16 detects only the falling edges of the output signals RXD0 and RXD1. A falling edge of RXD0 causes the control logic 16 to set the switch 15 to a second position, in which the current source 14 is coupled to the emitter of transistor 10, whereas a falling edge of RXD1 causes the control logic 16 to set the switch 15 to a first position, in which the current source 14 is coupled to the emitter of transistor 9.
With reference to the timing diagram in FIG. 2, it will now be explained how the receiver according to FIG. 1 works when data bits appear on the bus. The timing diagram shows the voltages of several signals in the receiver.
The first two signals in FIG. 2 are the bus signals bm and bp on the bus lines. As this is a differential bus, for example a bus according to the FlexRay-standard, the signals bm and bp have opposite polarities.
The next two signals in the diagram are the signals V1 and V2. These are bus signals bm and bp which have been weakened by input dividers formed by the resistors 1 to 6. The signals V1 and V2 are applied to the bases of the transistors 9 and 10, respectively.
The next two signals show the voltages at the collectors of the transistors 9 and 10.
The last two signals are the output signals RXD1 and RXD0 of the comparators 17 and 18 and of the receiver.
In the timing diagram of FIG. 2, RXD0 first is negative, so that a falling edge (not shown) must have appeared in this signal last. That is why the control logic had set the switch 15 in the second position. Now a falling edge appears in bm and a rising edge in signal bp. Consequently, the same edges appear in the weakened versions V1 and V2 of these signals. As V2 is coupled to the base of the transistor 9, this transistor switches and the potential at its collector falls, as can be seen in the timing diagram. At the same time V1 shows a falling edge, so that transistor 10 closes and the potential at its collector shows a rising edge. This has the consequence that the level of the output signal RXD1 changes from high to low, whereas the output signal RXD0 goes from low to high.
The fact that the signal RXD1 shows a falling edge causes the control logic to set the switch 15 to the first position, in which the current source 14 is coupled to the emitter of the second transistor 9, as now a falling edge in the signal bm is expected.
The timing diagram shows that in fact at the next transition the signal bp changes from high to low and that signal bm from low to high. This time, the transistors 9 and 10 are switched to the opposite positions, so that the potential at the collector of transistor 9 goes up and that at the collector of transistor 10 goes down. Consequently, the signal RXD1 shows a rising edge and RXD0 shows a falling edge this time, so that the control logic 16 switches the switch 15 to its second position, in which the current source is coupled to the emitter of transistor 10.
Now a falling edge in the signal bp is expected next and the process is repeated as described above.
The switching process of the two transistors will be explained in detail below:
The outputs of the bipolar transistors 9 and 10 switch at the point where the currents through the emitters are equal. So, at this moment the emitter currents are I/2, wherein I is the tail current of the differential pair formed by the current source 14. At this moment the current through the resistor 13 is I/2. It can thus be calculated that: V1−Vbe−½I*R=V2−Vbe. Now the collector of transistor 10 goes down and the collector of the transistor 9 goes up. Output RXD0 goes from 1 to 0 and output RXD1 goes from 0 to 1. The falling edge of RXD0 causes the control logic to switch the switch 15 to the other side of the resistor (The control logic only reacts to negative edges of RXD0 and RXD1, positive edges are of no influence). After this, the differential pair switches its outputs again when the point is reached where: V2−Vbe−½*I*R=V1−Vbe. RXD1 goes from 1 to 0, RXD0 goes from 0 to 1, and the control logic switches the tail current back to the other side of the resistor.
In the example of FIG. 2, the bus lines were already high or low at the beginning. However, this may not be the case when starting up a data bus. This means no differential voltage on the bus for a specified time. When the idle state is detected, the switch 15 is set to the first (default) position. In this position the receiver is ready to detect a “0”, as, for example according to the FlexRay-standard, a “0” is always the first bit after idle. A “0” means that RXD0 will have a falling edge and on this edge the switch position will be set to the second position so that the receiver is ready to detect a “1”. Now the receiver and the switching position are in the normal routine as described above.
If for some reason the first bit after idle is not a “0” but a “1”, it would seem that the first bit will be missed by the system. This, however, is not the case for the following reason: the falling edges of RXD0 and RXD1 are translated into an RXD signal. So a negative edge on RXD0 makes RXD “0” and a negative edge on RXD1 makes RXD “1”. Most protocols require that RXD is high when the bus is idle, so if the first bit is “1” no negative edge will arise on RXD1, RXD will stay high, and the comparator will still wait for a “0” (which should come after the previous “1”). So, the system will still work in this case.

Claims (4)

1. Receiver for a differential data bus, the data bus having two bus lines, with two resistive branches with a differential amplifier with two transistors, each said transistor having an emitter and a collector, with a resistor and with a control logic that controls a switch with which a current from a current source is switchable to either side of the resistor which resistor couples the two transistors and with two operational amplifiers, each said operation amplifier having an output signal, which are coupled to the two transistors of the differential amplifier with opposite poles, in which receiver the control logic detects from the output signals of the two operational amplifiers whether a value “0” or a value “1” is expected on the bus and which receiver sets the switch accordingly so that a comparison with the received bus signal is made.
2. Receiver as claimed in claim 1, characterized in that the two bus lines are coupled to the emitters of the two transistors that the collector of a first transistor of the two transistors is coupled to a negative input of a first comparator and to a positive input of a second comparator, that the collector of a second transistor of the two transistors is coupled to a positive input of the first comparator and to a negative input of the second comparator, and that upon reception of a falling edge on the line of the bus that is coupled to the first transistor the potential of the collector of the second transistor goes down and that of the collector of the first transistor goes up, so that the output signal of the first comparator goes down and that of the second comparator goes up, which causes the control logic to switch the switch to a second position, in which the current source is coupled to the connection between the emitter of the second transistor and the resistor and upon reception of a falling edge on the line of the bus that is coupled to the second transistor the potential of the collector of the second transistor goes up and that of the collector of the first transistor goes down, so that the output signal of the first comparator goes up and that of the second comparator goes down, which causes the control logic to switch the switch to the first position, in which the current is coupled to the connection between the emitter of the first transistor and the resistor.
3. Receiver as claimed in claim 2, characterized in that the switch is set to the first position when the bus lines are idle.
4. Receiver as claimed in claim 1, characterized in that the data bus is a bus according to the FlexRay standard.
US11/632,028 2004-07-07 2005-06-30 Apparatus for receiving differential signal using a differential amplifier Active 2027-11-19 US8189691B2 (en)

Applications Claiming Priority (7)

Application Number Priority Date Filing Date Title
EP04103221 2004-07-07
EP04103221.0 2004-07-07
EP04103221 2004-07-07
EP04105873.6 2004-11-18
EP04105873 2004-11-18
EP04105873 2004-11-18
PCT/IB2005/052182 WO2006006106A1 (en) 2004-07-07 2005-06-30 Apparatus for receiving a differential signal using a differential amplifier

Publications (2)

Publication Number Publication Date
US20110188606A1 US20110188606A1 (en) 2011-08-04
US8189691B2 true US8189691B2 (en) 2012-05-29

Family

ID=34973195

Family Applications (1)

Application Number Title Priority Date Filing Date
US11/632,028 Active 2027-11-19 US8189691B2 (en) 2004-07-07 2005-06-30 Apparatus for receiving differential signal using a differential amplifier

Country Status (7)

Country Link
US (1) US8189691B2 (en)
EP (1) EP1766907B1 (en)
JP (1) JP2008506290A (en)
CN (1) CN101023642B (en)
AT (1) ATE415038T1 (en)
DE (1) DE602005011141D1 (en)
WO (1) WO2006006106A1 (en)

Families Citing this family (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE102006000264B3 (en) * 2006-05-31 2007-05-31 Honeywell Technologies Sarl Slave-node configuring method for e.g. Recommended standard-985-bus, involves determining synchronization period of master-nodes and inverting polarity of bus at slave-nodes when level at receiving line is unequal to reference level
CN103001841B (en) * 2011-09-19 2016-03-09 安凯(广州)微电子技术有限公司 A kind of automotive bus system
US9498397B2 (en) 2012-04-16 2016-11-22 Allen Medical Systems, Inc. Dual column surgical support system
US9184957B2 (en) * 2012-12-27 2015-11-10 Intel Corporation High speed receivers circuits and methods
CN103473029B (en) * 2013-09-13 2016-12-07 昆山新金福精密电子有限公司 A kind of multiplier
US10492973B2 (en) 2015-01-05 2019-12-03 Allen Medical Systems, Inc. Dual modality prone spine patient support apparatuses
US10561559B2 (en) 2015-10-23 2020-02-18 Allen Medical Systems, Inc. Surgical patient support system and method for lateral-to-prone support of a patient during spine surgery
US10363189B2 (en) 2015-10-23 2019-07-30 Allen Medical Systems, Inc. Surgical patient support for accommodating lateral-to-prone patient positioning
US11213448B2 (en) 2017-07-31 2022-01-04 Allen Medical Systems, Inc. Rotation lockout for surgical support
US11202731B2 (en) 2018-02-28 2021-12-21 Allen Medical Systems, Inc. Surgical patient support and methods thereof
US11471354B2 (en) 2018-08-30 2022-10-18 Allen Medical Systems, Inc. Patient support with selectable pivot

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5872813A (en) 1993-12-10 1999-02-16 International Business Machines Corporation Dual differential and binary data receiver arrangement
CN1236956A (en) 1998-04-28 1999-12-01 日本电气株式会社 Level detecting circuit
US20020186047A1 (en) * 2001-06-08 2002-12-12 Scott Sterrantino Internally and externally biased dual mode 1394 compliant driver
WO2003058903A1 (en) 2002-01-02 2003-07-17 Intel Corporation Low supply voltage differential signal driver
US7667939B2 (en) * 2006-09-15 2010-02-23 Nec Electronics Corporation Bus driver including control circuit for overvoltage protection

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5872813A (en) 1993-12-10 1999-02-16 International Business Machines Corporation Dual differential and binary data receiver arrangement
CN1236956A (en) 1998-04-28 1999-12-01 日本电气株式会社 Level detecting circuit
US6236243B1 (en) 1998-04-28 2001-05-22 Nec Corporation Negative voltage level detection circuit
US20020186047A1 (en) * 2001-06-08 2002-12-12 Scott Sterrantino Internally and externally biased dual mode 1394 compliant driver
WO2003058903A1 (en) 2002-01-02 2003-07-17 Intel Corporation Low supply voltage differential signal driver
US7667939B2 (en) * 2006-09-15 2010-02-23 Nec Electronics Corporation Bus driver including control circuit for overvoltage protection

Non-Patent Citations (2)

* Cited by examiner, † Cited by third party
Title
Alcantara, S. et al. "MOS Transistor Pressure Sensor,", Proc. of the 1998 Second IEEE Int'l. Caracas Conf. on Devices, Circuits and Systems, pp. 381-85 (1998).
Malvino, A. "Electronic Principles," McGraw-Hill, p. 587 (1993).

Also Published As

Publication number Publication date
US20110188606A1 (en) 2011-08-04
EP1766907B1 (en) 2008-11-19
DE602005011141D1 (en) 2009-01-02
ATE415038T1 (en) 2008-12-15
CN101023642A (en) 2007-08-22
WO2006006106A1 (en) 2006-01-19
CN101023642B (en) 2010-05-26
JP2008506290A (en) 2008-02-28
EP1766907A1 (en) 2007-03-28

Similar Documents

Publication Publication Date Title
US8189691B2 (en) Apparatus for receiving differential signal using a differential amplifier
EP0688100B1 (en) High speed comparator having two differential amplifier stages and latch stage
JP3039439B2 (en) Identification level control circuit
JPH10163828A (en) Level identification circuit
JPWO2012102300A1 (en) Optical signal detection circuit and optical receiver
EP1717972B1 (en) Automatic bit rate control circuit
US20120280721A1 (en) Squelch detection circuit
JP2962218B2 (en) Digital optical receiving circuit
US4833346A (en) Switched threshold comparator for a fiber-optic receiver
US6194965B1 (en) Differential signal detection circuit
JP3137680B2 (en) Latch circuit
US20050184898A1 (en) Determining analog error using parallel path sampling
JP3532633B2 (en) Optical receiver
US11211903B1 (en) Over charge protection method and voltage converter using the over charge protection method
JPS6323413A (en) Decision circuit
JPH09196975A (en) Signal output circuit and peak detection circuit
JPH11122196A (en) Optical receiving circuit
CN113359017B (en) A signal detection circuit with multi-state output
US6215436B1 (en) High-speed differential decoder with reduced area consumption
US20060055435A1 (en) Dynamic slice level detector
JPH09321810A (en) Serial data communication system
JPH0715343A (en) Single pole-code and double-pole code conversion circuit
JP3397829B2 (en) Phase detection circuit
CN118777671A (en) A differential signal amplitude detection circuit and chip
JP2587686Y2 (en) Buffer amplifier

Legal Events

Date Code Title Description
AS Assignment

Owner name: NXP B.V., NETHERLANDS

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:KONINKLIJKE PHILIPS ELECTRONICS N.V.;REEL/FRAME:019719/0843

Effective date: 20070704

AS Assignment

Owner name: NXP B.V., NETHERLANDS

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:WOLTHEK, JELLE NICO;WAARDENBURG, CORNELIS KLASS;KWAKERNAAT, CECILIUS GERARDUS;AND OTHERS;REEL/FRAME:026173/0101

Effective date: 20110419

STCF Information on status: patent grant

Free format text: PATENTED CASE

FPAY Fee payment

Year of fee payment: 4

AS Assignment

Owner name: MORGAN STANLEY SENIOR FUNDING, INC., MARYLAND

Free format text: SECURITY AGREEMENT SUPPLEMENT;ASSIGNOR:NXP B.V.;REEL/FRAME:038017/0058

Effective date: 20160218

AS Assignment

Owner name: MORGAN STANLEY SENIOR FUNDING, INC., MARYLAND

Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12092129 PREVIOUSLY RECORDED ON REEL 038017 FRAME 0058. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT;ASSIGNOR:NXP B.V.;REEL/FRAME:039361/0212

Effective date: 20160218

AS Assignment

Owner name: MORGAN STANLEY SENIOR FUNDING, INC., MARYLAND

Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12681366 PREVIOUSLY RECORDED ON REEL 039361 FRAME 0212. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT;ASSIGNOR:NXP B.V.;REEL/FRAME:042762/0145

Effective date: 20160218

Owner name: MORGAN STANLEY SENIOR FUNDING, INC., MARYLAND

Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12681366 PREVIOUSLY RECORDED ON REEL 038017 FRAME 0058. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT;ASSIGNOR:NXP B.V.;REEL/FRAME:042985/0001

Effective date: 20160218

AS Assignment

Owner name: NXP B.V., NETHERLANDS

Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:MORGAN STANLEY SENIOR FUNDING, INC.;REEL/FRAME:050745/0001

Effective date: 20190903

MAFP Maintenance fee payment

Free format text: PAYMENT OF MAINTENANCE FEE, 8TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1552); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

Year of fee payment: 8

AS Assignment

Owner name: MORGAN STANLEY SENIOR FUNDING, INC., MARYLAND

Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12298143 PREVIOUSLY RECORDED ON REEL 042985 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT;ASSIGNOR:NXP B.V.;REEL/FRAME:051029/0001

Effective date: 20160218

Owner name: MORGAN STANLEY SENIOR FUNDING, INC., MARYLAND

Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12298143 PREVIOUSLY RECORDED ON REEL 042762 FRAME 0145. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT;ASSIGNOR:NXP B.V.;REEL/FRAME:051145/0184

Effective date: 20160218

Owner name: MORGAN STANLEY SENIOR FUNDING, INC., MARYLAND

Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12298143 PREVIOUSLY RECORDED ON REEL 039361 FRAME 0212. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT;ASSIGNOR:NXP B.V.;REEL/FRAME:051029/0387

Effective date: 20160218

Owner name: MORGAN STANLEY SENIOR FUNDING, INC., MARYLAND

Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION12298143 PREVIOUSLY RECORDED ON REEL 042985 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT;ASSIGNOR:NXP B.V.;REEL/FRAME:051029/0001

Effective date: 20160218

Owner name: MORGAN STANLEY SENIOR FUNDING, INC., MARYLAND

Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12298143 PREVIOUSLY RECORDED ON REEL 038017 FRAME 0058. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT;ASSIGNOR:NXP B.V.;REEL/FRAME:051030/0001

Effective date: 20160218

Owner name: MORGAN STANLEY SENIOR FUNDING, INC., MARYLAND

Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION12298143 PREVIOUSLY RECORDED ON REEL 039361 FRAME 0212. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT;ASSIGNOR:NXP B.V.;REEL/FRAME:051029/0387

Effective date: 20160218

Owner name: MORGAN STANLEY SENIOR FUNDING, INC., MARYLAND

Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION12298143 PREVIOUSLY RECORDED ON REEL 042762 FRAME 0145. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT;ASSIGNOR:NXP B.V.;REEL/FRAME:051145/0184

Effective date: 20160218

MAFP Maintenance fee payment

Free format text: PAYMENT OF MAINTENANCE FEE, 12TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1553); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

Year of fee payment: 12