US8111227B2 - Liquid crystal display system capable of improving display quality and method for driving the same - Google Patents

Liquid crystal display system capable of improving display quality and method for driving the same Download PDF

Info

Publication number
US8111227B2
US8111227B2 US11/927,679 US92767907A US8111227B2 US 8111227 B2 US8111227 B2 US 8111227B2 US 92767907 A US92767907 A US 92767907A US 8111227 B2 US8111227 B2 US 8111227B2
Authority
US
United States
Prior art keywords
voltage level
data
line
voltage
lines
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related, expires
Application number
US11/927,679
Other versions
US20080129906A1 (en
Inventor
Ching-Yao Lin
Norio Oku
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Innolux Corp
Original Assignee
Chimei Innolux Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Family has litigation
First worldwide family litigation filed litigation Critical https://patents.darts-ip.com/?family=39319617&utm_source=google_patent&utm_medium=platform_link&utm_campaign=public_patent_search&patent=US8111227(B2) "Global patent litigation dataset” by Darts-ip is licensed under a Creative Commons Attribution 4.0 International License.
Application filed by Chimei Innolux Corp filed Critical Chimei Innolux Corp
Assigned to TPO DISPLAYS CORP. reassignment TPO DISPLAYS CORP. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: LIN, CHING-YAO, OKU, NORIO
Publication of US20080129906A1 publication Critical patent/US20080129906A1/en
Assigned to CHIMEI INNOLUX CORPORATION reassignment CHIMEI INNOLUX CORPORATION MERGER (SEE DOCUMENT FOR DETAILS). Assignors: TPO DISPLAYS CORP.
Application granted granted Critical
Publication of US8111227B2 publication Critical patent/US8111227B2/en
Assigned to Innolux Corporation reassignment Innolux Corporation CHANGE OF NAME (SEE DOCUMENT FOR DETAILS). Assignors: CHIMEI INNOLUX CORPORATION
Expired - Fee Related legal-status Critical Current
Adjusted expiration legal-status Critical

Links

Images

Classifications

    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
    • G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
    • G09G3/3611—Control of matrices with row and column drivers
    • G09G3/3648—Control of matrices with row and column drivers using an active matrix
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
    • G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
    • G09G3/3611—Control of matrices with row and column drivers
    • G09G3/3685—Details of drivers for data electrodes
    • G09G3/3688—Details of drivers for data electrodes suitable for active matrices only
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2300/00—Aspects of the constitution of display devices
    • G09G2300/04—Structural and physical details of display devices
    • G09G2300/0421—Structural details of the set of electrodes
    • G09G2300/043—Compensation electrodes or other additional electrodes in matrix displays related to distortions or compensation signals, e.g. for modifying TFT threshold voltage in column driver
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2310/00—Command of the display device
    • G09G2310/02—Addressing, scanning or driving the display screen or processing steps related thereto
    • G09G2310/0264—Details of driving circuits
    • G09G2310/0297—Special arrangements with multiplexing or demultiplexing of display data in the drivers for data electrodes, in a pre-processing circuitry delivering display data to said drivers or in the matrix panel, e.g. multiplexing plural data signals to one D/A converter or demultiplexing the D/A converter output to multiple columns
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2320/00—Control of display operating conditions
    • G09G2320/02—Improving the quality of display appearance
    • G09G2320/0209—Crosstalk reduction, i.e. to reduce direct or indirect influences of signals directed to a certain pixel of the displayed image on other pixels of said image, inclusive of influences affecting pixels in different frames or fields or sub-images which constitute a same image, e.g. left and right images of a stereoscopic display
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
    • G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
    • G09G3/3611—Control of matrices with row and column drivers
    • G09G3/3614—Control of polarity reversal in general

Definitions

  • the present invention relates to a liquid crystal display system and a method for driving the same, and more particularly, to a liquid crystal display system capable of improving display quality using a power line and a coupling capacitor and a method for driving the same.
  • LCDs are flat displays characterized in thin appearance and low power consumption and have been widely used in various products, including personal digital assistants (PDAs), mobile phones, notebook/desktop computers, and communication terminals.
  • PDAs personal digital assistants
  • FIG. 1 schematically depicts a prior art thin film transistor (TFT) LCD 10 .
  • the TFT LCD 10 includes a source driving circuit 12 , a gate driving circuit 14 , a plurality of data lines, gate lines Gate 1 -Gate m , demultiplexers DUX 1 -DUX n , and a plurality of pixel units.
  • the data lines of the TFT LCD 10 includes red data lines R 1 -R n , green data lines G 1 -G n and blue data lines B 1 -B n .
  • the pixel units of the TFT LCD 10 includes red pixel units P R1 -P Rn , green pixel units P G1 -P Gn , and blue pixel units P B1 -P Bn .
  • the demultiplexers DUX 1 -DUX n include control switches SW R1 , SW G1 , SW B1 to SW Rn , SW Gn , SW Bn , respectively.
  • Each pixel unit comprising a driving TFT switch and a capacitor, controls light according to charges stored in the capacitor.
  • the gate driving circuit 14 generates scan signals for turning on/off the driving TFT switches of the pixel units via corresponding gate lines.
  • the source driving circuit 12 generates data signals corresponding to images to be displayed by each pixel unit and sends the data signals to the pixels units via the control switches of corresponding demultiplexers.
  • the TFT LCD 10 has a 1-to-3 demultiplexer structure, in which each demultiplexer distributes the data signals to three data lines.
  • control signals CKH 1 , CKH 2 and CKH 3 By respectively sending control signals CKH 1 , CKH 2 and CKH 3 to the control switches SW R1 -SW Rn , SW G1 -SW GN , and SW B1 -SW Bn , data signals can be written into the pixel units via corresponding demulitiplexers in a predetermined sequence.
  • FIG. 2 is a timing diagram illustrating a prior art row-inversion method for driving the TFT LCD 10 .
  • V GATE+ and V GATE ⁇ represent the gate signals sent to a gate line during the positive- and negative-polarity driving periods, respectively.
  • CKH 1 -CKH 3 represent the control signals sequentially applied to the control switches.
  • V COM represents the common voltage of the TFT LCD 10 .
  • V PIXEL+ (R), V PIXEL+ (G) and V PIXEL+ (B) respectively represent the voltage levels of the pixel units coupled to the red, green and blue data lines during the positive-polarity driving periods, which are respectively illustrated by dash lines, bold dash lines and dash-dot lines in FIG.
  • V PIXEL ⁇ (R), V PIXEL ⁇ (G) and V PIXEL ⁇ (B) respectively represent the voltage levels of the pixel units coupled to the red, green and blue data lines during the negative-polarity driving periods, which are respectively illustrated by dash lines, bold dash lines and dash-dot lines in FIG. 2 as well.
  • data are written into the pixel units in an R-G-B sequence by sequentially applying the control signals CKH 1 -CKH 3 for electrically connecting the source driving circuit 12 to corresponding red, green, or blue data lines.
  • the control signals CKH 1 -CKH 3 for electrically connecting the source driving circuit 12 to corresponding red, green, or blue data lines.
  • control switches respectively corresponding to the red, green and blue data lines in each demultiplexer are sequentially turned on. Therefore, the data signals generated by the source driving circuit 12 can be written into the pixel units coupled to the data lines via corresponding turned-on control switches, thereby changing the voltage levels of the red, green and blue pixel units accordingly.
  • V GATE+ and V GATE ⁇ respectively represent the gate signals sent to the gate line Gate 2 during the positive and negative-polarity driving periods.
  • V PIXEL+ (R), V PIXEL+ (G) and V PIXEL+ (B) respectively represent the voltage levels of the pixel units P R2 , P G2 , P B2 during the positive-polarity driving periods
  • V PIXEL ⁇ (R), V PIXEL ⁇ (G) and V PIXEL ⁇ (B) respectively represent the voltage levels of the pixel units P R2 , P G2 , P B2 during the negative-polarity driving periods.
  • the voltage V PIXEL+ (R) goes high accordingly (at T 1 in FIG. 2 ). Also, coupling voltages ⁇ V GR and ⁇ V BR due to the inherent capacitance between the data lines are generated when the data signals are transmitted to the green data line G 2 and the blue data line B 1 both adjacent to the red data line R 2 , causing the voltage V PIXEL+ (R) to increase further (at T 2 and T 3 in FIG. 2 ).
  • liquid crystal voltages V LC+ (R), V LC+ (G), and V LC+ (B) respectively represent the differences between the common voltage and the voltage levels of the red, green and blue pixel units during the positive-polarity driving periods.
  • liquid crystal voltages V LC ⁇ (R), V LC ⁇ (G), and V LC ⁇ (B) respectively represent the differences between the common voltage and the voltage levels of the red, green and blue pixel units during the negative-polarity driving periods.
  • the illumination of a pixel unit is related to the absolute value of its liquid crystal voltage V LC .
  • the liquid crystal voltages corresponding to the red, blue and green pixel units have the following relationship:
  • An embodiment of such a display system comprises an LCD device including a plurality of gate lines; a plurality of data lines intersecting the plurality of gate lines; a plurality of first switches each having a first end coupled to a corresponding gate line and a second end coupled to a corresponding data line; a plurality of storage units each coupled to a third end of a corresponding first switch for receiving data from the corresponding data line; a first power line formed in parallel with the plurality of gate lines; and a plurality of first coupling capacitors each having a first end coupled to the first power line and a second end coupled to the corresponding data line.
  • An embodiment of such a display method comprises turning on a first switch in a pixel unit coupled to a gate line for receiving a data signal from a corresponding data line; sequentially outputting data signals to a plurality of data lines via a demultiplexer; turning off the demultiplexer for keeping the plurality of data lines at a floating level; generating a coupling voltage by changing a voltage level of a power line from a first voltage level to a second voltage level, and transmitting the coupling voltage to a first data line of the demultiplexer via a coupling capacitor coupled between the power line and the first data line; and turning off the first switch in the pixel unit coupled to the gate line after generating the coupling voltage.
  • Another embodiment of such a display method comprises turning on a switch in a pixel unit coupled to a gate line for receiving a data signal from a corresponding data line; outputting data signals to a plurality of data lines using a source driving circuit; terminating outputting the data signals to the plurality of data lines for keeping the plurality of data lines at a floating level; generating a coupling voltage by changing a voltage level of a power line from a first voltage level to a second voltage level, and transmitting the coupling voltage to a first data line via a coupling capacitor coupled between the power line and the first data line after keeping the plurality of data lines at the floating level; and turning off the switch in the pixel unit coupled to the gate line after generating the coupling voltage.
  • FIG. 1 shows a prior art TFT LCD.
  • FIG. 2 is a timing diagram illustrating a prior art row-inversion method for driving the TFT LCD of FIG. 1 .
  • FIG. 3 shows a TFT LCD according to the present invention.
  • FIGS. 4-6 are timing diagrams illustrating a method for driving the TFT LCD in FIG. 3 according to a first embodiment of the present invention.
  • FIGS. 7-9 are timing diagrams illustrating a method for driving the TFT LCD in FIG. 3 according to a second embodiment of the present invention.
  • FIG. 10 is a flowchart illustrating operations of the present driving methods when applied to TFT LCDs with demultiplexer structure.
  • FIG. 11 is a flowchart illustrating operations of the present driving methods when applied to TFT LCDs without demultiplexer structure.
  • FIG. 12 is a diagram illustrating a display system according to another embodiment of the present invention.
  • FIG. 3 schematically depicts a TFT LCD 30 according to the present invention.
  • the TFT LCD 30 includes a source driving circuit 32 , a gate driving circuit 34 , a control circuit 36 , power lines V 1 and V 2 , a plurality of coupling capacitors C R1 , C G1 , C B1 , C R2 , C G2 , and C B2 , a plurality of data lines, gate lines Gate 1 -Gate m , demultiplexers DUX 1 -DUX n , and a plurality of pixel units.
  • the data lines of the TFT LCD 30 include red data lines R 1 -R n , green data lines G 1 -G n and blue data lines B 1 -B n .
  • the pixel units of the TFT LCD 30 include red pixel units P R1 -P Rn , green pixel units P G1 -P Gn , blue pixel units P B1 -P Bn .
  • the demultiplexers DUX 1 -DUX n each include three control switches SW R1 , SW G1 , SW B1 to SW Rn , SW Gn , SW Bn , respectively.
  • Each pixel unit comprising a driving TFT switch and a capacitor, controls light according to charges stored in the capacitor.
  • the gate driving circuit 34 generates scan signals for turning on/off the driving TFT switches in the pixel units via corresponding gate lines.
  • the source driving circuit 32 generates data signals corresponding to images to be displayed by each pixel unit and sends the data signals to the pixels units via the control switches of corresponding demultiplexers.
  • the coupling capacitors C R1 , C G1 and C B1 are coupled between the power line V 1 and corresponding red, green, blue data lines respectively.
  • the coupling capacitors C R2 , C G2 and C B2 are coupled between the power line V 2 and corresponding red, green, blue data lines respectively.
  • the voltage levels of the power lines V 1 and V 2 are controlled by the control circuit 36 .
  • the TFT LCD 30 has a 1-to-3 demultiplexer structure, in which each demultiplexer distributes the data signals to three data lines.
  • each demultiplexer distributes the data signals to three data lines.
  • control signals CKH 1 , CKH 2 and CKH 3 to the control switches SW R1 -SW Rn , SW G1 -SW Gn , and SW B1 -SW Bn , the data signals can be written into the pixel units via corresponding demulitiplexers in a predetermined sequence.
  • FIGS. 4-6 are timing diagrams illustrating a method for driving the TFT LCD 30 according to a first embodiment of the present invention.
  • V GATE+ and V GATE ⁇ represent the gate signals sent to a gate line during the positive- and negative-polarity driving periods, respectively.
  • CKH 3 -CKH 1 represent the control signals sequentially applied to the control switches.
  • V C1 and V C2 represent the voltage levels of the power lines V 1 and V 2 , respectively.
  • V COM represents the common voltage of the TFT LCD 30 .
  • V PIXEL+ (B), V PIXEL+ (G) and V PIXEL+ (R) respectively represent the voltage levels of the pixel units coupled to the blue, green and red data lines during the positive-polarity driving periods, which are respectively illustrated by dash lines, bold dash lines and dash-dot lines in FIGS. 4-6 .
  • V PIXEL ⁇ (B), V PIXEL ⁇ (G) and V PIXEL ⁇ (R) respectively represent the voltage levels of the pixel units coupled to the blue, green and red data lines during the negative-polarity driving periods, which are respectively illustrated by dash lines, bold dash lines and dash-dot lines in FIGS. 4-6 as well.
  • data are written into the pixel units in a B-G-R sequence by sequentially applying the control signals CKH 3 -CKH 1 for electrically connecting the source driving circuit 32 to the blue, green, and red data lines.
  • the TFT driving switches in the pixel units coupled to the gate line are turned on so that the capacitors in the pixel units coupled to the gate line can be electrically connected to corresponding data lines.
  • V GATE+ and V GATE ⁇ respectively represent the gate signals sent to the gate line Gate 2 during the positive- and negative-polarity driving periods.
  • V PIXEL+ (B) represents the voltage level of the pixel units P B2 during the positive-polarity driving periods
  • V PIXEL ⁇ (B) represents the voltage level of the pixel units P B2 during the negative-polarity driving periods.
  • the voltage level V PIXEL+ (B) of the pixel units P B2 increases three times when the control signals CKH 3 -CKH 1 have high voltage levels: the first voltage raise (at T 1 in FIG.
  • the second voltage raise (at T 2 in FIG. 4 ) is due to the coupling voltage caused by the inherent capacitance between the data lines when the data signal is transmitted from the source driving circuit 32 to the green data line G 2 adjacent to the blue data line B 2 ;
  • the third voltage raise (at T 3 in FIG. 4 ) is due to the coupling voltage caused by the inherent capacitance between the data lines when the data signal is transmitted from the source driving circuit 32 to the red data line R 3 adjacent to the blue data line B 2 .
  • the voltage level V PIXEL ⁇ (B) of the pixel units P B2 drops three times when the control signals CKH 3 -CKH 1 have high voltage levels: the first voltage drop (at T 4 in FIG. 4 ) is due to the data signal transmitted from the source driving circuit 32 to the blue data line B 2 via the demultiplexer DUX 2 ; the second voltage drop (at T 5 in FIG. 4 ) is due to the coupling voltage caused by the inherent capacitance between the data lines when the data signal is transmitted from the source driving circuit 32 to the green data line G 2 adjacent to the blue data line B 2 ; the third voltage drop (at T 6 in FIG. 4 ) is due to the coupling voltage caused by the inherent capacitance between the data lines when the data signal is transmitted from the source driving circuit 32 to the red data line R 3 adjacent to the blue data line B 2 .
  • FIG. 5 illustrates how the inherent capacitance influences the voltage level of the pixel units P G2
  • FIG. 6 illustrates how the inherent capacitance influences the voltage level of the pixel units P R2 .
  • the voltage levels V C1 and V C2 of the power lines V 1 and V 2 each remain at a constant level when writing data into the data lines.
  • the voltages V C1 and V C2 are first kept at a high voltage level and a low voltage level, respectively.
  • the voltage V C1 and V C2 can be altered in the first embodiment of the present invention.
  • the voltage V C1 can be raised from a low level to a high level, while the voltage V C2 can be lowered from a high level to a low level.
  • voltage differences are generated across the corresponding coupling capacitors, thereby providing coupling voltages to corresponding pixel units for compensating different degrees of color shifting.
  • the voltage V PIXEL+ (B) obtained at T first in the positive-polarity driving periods has to be increased and the voltage V PIXEL ⁇ (B) obtained at T second in the negative-polarity driving periods has to be decreased.
  • the voltage V C1 of the power line V 1 is raised from a low level to a high level in the first embodiment of the present invention for providing a corresponding coupling capacitor with a voltage difference ⁇ V 1 , which in turn provides a corresponding blue data line with a coupling voltage ⁇ V C1 — B . Therefore, the voltage V PIXEL+ (B) obtained at T first and the absolute value of the liquid crystal voltages V LC+ (B) of the blue pixel units can be increased at the same time.
  • the voltage V C1 of the power line V 1 is lowered from a high level to a low level for providing a corresponding coupling capacitor with a voltage difference ⁇ V 1 , which in turn provides a corresponding blue data line with a coupling voltage ⁇ V C1 — B . Therefore, the voltage V PIXEL ⁇ (B) obtained at T second can be decreased and the absolute value of the liquid crystal voltages V LC ⁇ (B) of the blue pixel units can be increased at the same time.
  • the adjusted voltages V PIXEL+ (B) and V PIXEL ⁇ (B) are illustrated by dashed lines.
  • the voltage V PIXEL+ (B) obtained at T first in the positive-polarity driving periods has to be decreased and the voltage V PIXEL ⁇ (B) obtained at T second in the negative-polarity driving periods has to be increased.
  • the voltage V C2 of the power line V 2 is lowered from a high level to a low level for providing a corresponding coupling capacitor with a voltage difference ⁇ V 2 , which in turn provides a corresponding blue data line with a coupling voltage ⁇ V C2 — B . Therefore, the voltage V PIXEL+ (B) obtained at T first and the absolute value of the liquid crystal voltages V LC+ (B) of the blue pixel units can be decreased at the same time.
  • the voltage V C2 of the power line V 2 is raised from a low level to a high level for providing a corresponding coupling capacitor with a voltage difference ⁇ V 2 , which in turn provides a corresponding blue data line with a coupling voltage ⁇ V C2 — B . Therefore, the voltage V PIXEL ⁇ (B) obtained at T second can be increased and the absolute value of the liquid crystal voltages V LC ⁇ (B) of the blue pixel units can be decreased at the same time.
  • the adjusted voltages V PIXEL+ (B) and V PIXEL ⁇ (B) are illustrated by bold dashed lines.
  • the dashed lines represent the voltages V PIXEL+ (B) and V PIXEL ⁇ (B) after being adjusted using the power line V 1 and the corresponding coupling capacitors
  • the bold dashed lines represent the voltages V PIXEL+ (B) and V PIXEL ⁇ (B) after being adjusted using the power line V 2 and the corresponding coupling capacitors.
  • the values of the coupling voltages ⁇ V C1 — B and ⁇ V C — B are related to the capacitances of the corresponding coupling capacitors and the voltage differences ⁇ V 1 and ⁇ V 2 .
  • the absolute values of the liquid crystal voltages V LC+ (B) and V LC ⁇ (B) of the blue pixel units can be adjusted flexibly by applying different voltage differences ⁇ V 1 and ⁇ V 2 to the power lines V 1 and V 2 , or by using coupling capacitors having different capacitances.
  • the absolute value of the adjusted liquid crystal voltages V LC — UP (B) can be larger than that of the original liquid crystal voltages V LC+ (B).
  • the absolute value of the adjusted liquid crystal voltages V LC — DOWN (B) can be smaller than that of the original liquid crystal voltages V LC+ (B).
  • the present invention can compensate color shifting of the blue pixel units flexibly.
  • the dashed lines represent the voltages V PIXEL+ (G) and V PIXEL ⁇ (G) when the user wants to increase the liquid crystal voltages of the green pixel units
  • the bold dashed lines represent the voltages V PIXEL+ (G) and V PIXEL ⁇ (G) when the user wants to decrease the liquid crystal voltages of the green pixel units.
  • the dashed lines represent the voltages V PIXEL+ (R) and V PIXEL ⁇ (R) when the user wants to increase the liquid crystal voltages of the red pixel units
  • the bold dashed lines represent the voltages V PIXEL+ (R) and V PIXEL ⁇ (R) when the user wants to decrease the liquid crystal voltages of the red pixel units.
  • FIGS. 4-6 are timing diagrams illustrating a method for driving the TFT LCD 30 according to a second embodiment of the present invention.
  • data are written into the pixel units in an R-G-B sequence by sequentially applying the control signals CKH 1 -CKH 3 for electrically connecting the source driving circuit 32 to the corresponding red, green and blue data lines sequentially.
  • the voltages V C1 and V C2 of the power lines V 1 and V 2 each remain at a constant level when writing the data signals into the data lines in the second embodiment of the present invention.
  • the voltages V C1 and V C2 of the power lines V 1 and V 2 can be altered after writing data into a last data line controlled by a demultiplexer and before a corresponding gate signal goes low. Therefore, voltage differences across the corresponding coupling capacitors can be generated, thereby providing coupling voltages to corresponding pixel units for compensating different degrees of color shifting.
  • the values of the coupling voltages are related to the capacitances of the corresponding coupling capacitors and the voltage differences ⁇ V 1 and ⁇ V 2 .
  • the absolute values of the liquid crystal voltages can be adjusted flexibly by applying different voltage differences ⁇ V 1 and ⁇ V 2 to the power lines V 1 and V 2 , or by using coupling capacitors having different capacitances.
  • the absolute value of the adjusted liquid crystal voltages V LC — UP (B) can be larger than that of the original liquid crystal voltages V LC+ (B). Or, the absolute value of the adjusted liquid crystal voltages V LC — DOWN (B) can be smaller than that of the original liquid crystal voltages V LC+ (B).
  • the absolute value of the adjusted liquid crystal voltages V LC — UP (G) can be larger than that of the original liquid crystal voltages V LC+ (G). Or, the absolute value of the adjusted liquid crystal voltages V LC — DOWN (G) can be smaller than that of the original liquid crystal voltages V LC+ (G).
  • the absolute value of the adjusted liquid crystal voltages V LC — UP (R) can be larger than that of the original liquid crystal voltages V LC+ (R).
  • the absolute value of the adjusted liquid crystal voltages V LC — DOWN (R) can be smaller than that of the original liquid crystal voltages V LC+ (R).
  • FIG. 10 depicts a flowchart illustrating operations of the present driving methods when applied to TFT LCDs with a demultiplexer structure.
  • the flowchart in FIG. 10 includes the following steps:
  • Step 102 turn on the switches in the pixel units coupled to a gate line for receiving data signals from corresponding data lines;
  • Step 104 sequentially output the data signals to a plurality of data lines via a demultiplexer
  • Step 106 generate a coupling voltage by changing a voltage level of a power line from a first voltage level to a second voltage level when the data lines have a floating level after outputting the data signals to a last data line of the demultiplexer, and transmitting the coupling voltage to a data line via a coupling capacitor coupled between the power line and the data line;
  • Step 108 turn off the switches in the pixel units coupled to the gate line after generating the coupling voltage.
  • the first and second embodiments of the present invention illustrated in FIGS. 4-9 can be applied to TFT LCDs having a 1-to-3 demultiplexer structure, as well as other structures such as a 1-to-6 or a 1-to-12 demultiplexer structure, etc.
  • the present invention can also be applied to TFT LCDs without a demultiplexer structure. If data are written into the pixel units directly from the source driving circuit on a 1-to-1 basis instead of via a demultiplexer, no control switch is required and therefore no control signal is provided. The data lines need to have floating voltage levels when coupling voltages are generated using the power line.
  • FIG. 11 depicts a flowchart illustrating operations of the present driving methods when applied to TFT LCDs without a demultiplexer structure. The flowchart in FIG. 11 includes the following steps:
  • Step 112 turn on the switches in the pixel units coupled to a gate line for receiving data signals from corresponding data lines
  • Step 114 output the data signals to the data lines via a source driving circuit
  • Step 116 terminate outputting the data signals to the data lines for keeping the data lines at a floating level
  • Step 118 generate a coupling voltage by changing a voltage level of a power line from a first voltage level to a second voltage level when the data lines have a floating level, and transmitting the coupling voltage to a data line via a coupling capacitor coupled between the power line and the data line;
  • Step 110 turn off the switches in the pixel units coupled to the gate line after generating the coupling voltage.
  • the present invention provides display devices and driving methods capable of improving display quality.
  • the present invention can be applied to TFT LCDs with/without a demultiplexer structure and implemented with different driving sequences such as dot-, row-, or column-inversion. Different degrees of color shifting can be compensated in a flexible way.
  • the display system can be a display device 40 or an electronic device 2 .
  • the display device 40 can include the TFT LCD 30 in FIG. 3 , or can be integrated into the electronic device 2 .
  • the electronic device 2 can include the display device 40 and a controller 50 .
  • the controller 50 electrically connected to the display device 40 , can provide an input signal (such as an image signal), based on which the display device 40 can display images.
  • the electronic device 2 can include devices such as mobile phones, digital cameras, PDAs, notebook/desktop computers, televisions, displays for automobiles, or portable DVD players.

Landscapes

  • Engineering & Computer Science (AREA)
  • Chemical & Material Sciences (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Control Of Indicators Other Than Cathode Ray Tubes (AREA)
  • Liquid Crystal Display Device Control (AREA)
  • Liquid Crystal (AREA)

Abstract

Systems for displaying images incorporates a display device that includes a plurality of gate lines, a plurality of data lines intersecting the plurality of gate lines, a plurality of switches each having a first end coupled to a corresponding gate line and a second end coupled to a corresponding data line, a plurality of storage units each coupled to a third end of a corresponding switch for storing data received from a corresponding data line, a power line formed in parallel with the plurality of gate lines, and a plurality of coupling capacitors each having a first end coupled to the power line and a second end coupled to a corresponding data line.

Description

BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention relates to a liquid crystal display system and a method for driving the same, and more particularly, to a liquid crystal display system capable of improving display quality using a power line and a coupling capacitor and a method for driving the same.
2. Description of the Prior Art
Liquid crystal displays (LCDs) are flat displays characterized in thin appearance and low power consumption and have been widely used in various products, including personal digital assistants (PDAs), mobile phones, notebook/desktop computers, and communication terminals.
Reference is made to FIG. 1, which schematically depicts a prior art thin film transistor (TFT) LCD 10. The TFT LCD 10 includes a source driving circuit 12, a gate driving circuit 14, a plurality of data lines, gate lines Gate1-Gatem, demultiplexers DUX1-DUXn, and a plurality of pixel units. The data lines of the TFT LCD 10 includes red data lines R1-Rn, green data lines G1-Gn and blue data lines B1-Bn. The pixel units of the TFT LCD 10 includes red pixel units PR1-PRn, green pixel units PG1-PGn, and blue pixel units PB1-PBn. The demultiplexers DUX1-DUXn include control switches SWR1, SWG1, SWB1 to SWRn, SWGn, SWBn, respectively. Each pixel unit, comprising a driving TFT switch and a capacitor, controls light according to charges stored in the capacitor. The gate driving circuit 14 generates scan signals for turning on/off the driving TFT switches of the pixel units via corresponding gate lines. The source driving circuit 12 generates data signals corresponding to images to be displayed by each pixel unit and sends the data signals to the pixels units via the control switches of corresponding demultiplexers. The TFT LCD 10 has a 1-to-3 demultiplexer structure, in which each demultiplexer distributes the data signals to three data lines. By respectively sending control signals CKH1, CKH2 and CKH3 to the control switches SWR1-SWRn, SWG1-SWGN, and SWB1-SWBn, data signals can be written into the pixel units via corresponding demulitiplexers in a predetermined sequence.
Reference is made to FIG. 2, which is a timing diagram illustrating a prior art row-inversion method for driving the TFT LCD 10. In FIG. 2, VGATE+ and VGATE− represent the gate signals sent to a gate line during the positive- and negative-polarity driving periods, respectively. CKH1-CKH3 represent the control signals sequentially applied to the control switches. VCOM represents the common voltage of the TFT LCD 10. VPIXEL+(R), VPIXEL+(G) and VPIXEL+(B) respectively represent the voltage levels of the pixel units coupled to the red, green and blue data lines during the positive-polarity driving periods, which are respectively illustrated by dash lines, bold dash lines and dash-dot lines in FIG. 2. VPIXEL−(R), VPIXEL−(G) and VPIXEL−(B) respectively represent the voltage levels of the pixel units coupled to the red, green and blue data lines during the negative-polarity driving periods, which are respectively illustrated by dash lines, bold dash lines and dash-dot lines in FIG. 2 as well.
As can be seen in FIG. 2, data are written into the pixel units in an R-G-B sequence by sequentially applying the control signals CKH1-CKH3 for electrically connecting the source driving circuit 12 to corresponding red, green, or blue data lines. During the positive-polarity driving periods in the prior art row-inversion method, when the gate signal VGATE+ applied to a gate line has a high voltage level, the TFT driving switches in the pixel units coupled to the gate line are turned on so that the capacitors in the pixel units coupled to the gate line can be electrically connected to corresponding data lines. Next, when the control signals CKH1-CKH3 have high voltage levels, the control switches respectively corresponding to the red, green and blue data lines in each demultiplexer are sequentially turned on. Therefore, the data signals generated by the source driving circuit 12 can be written into the pixel units coupled to the data lines via corresponding turned-on control switches, thereby changing the voltage levels of the red, green and blue pixel units accordingly.
Since inherent capacitance exists between the data lines, the voltage level of a data line is affected when the voltage level of an adjacent data line varies. Assuming the demultiplexer DUX2 in FIG. 2 is used for illustration, VGATE+ and VGATE− respectively represent the gate signals sent to the gate line Gate2 during the positive and negative-polarity driving periods. VPIXEL+(R), VPIXEL+(G) and VPIXEL+(B) respectively represent the voltage levels of the pixel units PR2, PG2, PB2 during the positive-polarity driving periods, while VPIXEL−(R), VPIXEL−(G) and VPIXEL−(B) respectively represent the voltage levels of the pixel units PR2, PG2, PB2 during the negative-polarity driving periods.
During the positive-polarity driving periods when the data signal generated by the source driving circuit 12 is transmitted to the red data line R2 via the demultiplexer DUX2, the voltage VPIXEL+(R) goes high accordingly (at T1 in FIG. 2). Also, coupling voltages ΔVGR and ΔVBR due to the inherent capacitance between the data lines are generated when the data signals are transmitted to the green data line G2 and the blue data line B1 both adjacent to the red data line R2, causing the voltage VPIXEL+(R) to increase further (at T2 and T3 in FIG. 2). When the data signal generated by the source driving circuit 12 is transmitted to the green data line G2 via the demultiplexer DUX2, the voltage VPIXEL+(G) goes high accordingly (at T2 in FIG. 2). Also, a coupling voltage ΔVBG due to the inherent capacitance between the data lines is generated when the data signal is transmitted to the blue data line B2 adjacent to the green data line G2, causing the voltage VPIXEL+(G) to increase further (at T3 in FIG. 2). When the data signal generated by the source driving circuit 12 is transmitted to the blue data line B2 via the demultiplexer DUX2, the voltage VPIXEL+(B) goes high accordingly (at T3 in FIG. 2). When the TFT switches in the pixel units are turned off at Tfirst in FIG. 2, liquid crystal voltages VLC+(R), VLC+(G), and VLC+(B) respectively represent the differences between the common voltage and the voltage levels of the red, green and blue pixel units during the positive-polarity driving periods. Similarly, when the TFT switches in the pixel units are turned off at Tsecond in FIG. 2, liquid crystal voltages VLC−(R), VLC−(G), and VLC−(B) respectively represent the differences between the common voltage and the voltage levels of the red, green and blue pixel units during the negative-polarity driving periods.
Regardless of the positive- or negative-polarity driving periods, the illumination of a pixel unit is related to the absolute value of its liquid crystal voltage VLC. In the positive-polarity driving periods after the TFT switches in the pixel units are turned off at Tfirst in FIG. 2, the liquid crystal voltages corresponding to the red, blue and green pixel units have the following relationship: VLC+(R)>VLC+(G)> and VLC+(B). Similarly, in the negative-polarity driving periods after the TFT switches in the pixel units are turned off at Tsecond in FIG. 2, the liquid crystal voltages corresponding to the red, blue and green pixel units have the following relationship: |VLC−(R)|>|VLC−(G)|>|VLC−(B)|. Therefore, when driving the TFT LCD 10 using the prior art driving method and displaying images of the same grayscale, the mismatches in the absolute values of the liquid crystal voltages and light transmittance will result in various degrees of color shifting, which largely affects the display quality of the TFT LCD 10.
SUMMARY OF THE INVENTION
Display systems and methods capable of improving display quality are provided. An embodiment of such a display system comprises an LCD device including a plurality of gate lines; a plurality of data lines intersecting the plurality of gate lines; a plurality of first switches each having a first end coupled to a corresponding gate line and a second end coupled to a corresponding data line; a plurality of storage units each coupled to a third end of a corresponding first switch for receiving data from the corresponding data line; a first power line formed in parallel with the plurality of gate lines; and a plurality of first coupling capacitors each having a first end coupled to the first power line and a second end coupled to the corresponding data line.
An embodiment of such a display method comprises turning on a first switch in a pixel unit coupled to a gate line for receiving a data signal from a corresponding data line; sequentially outputting data signals to a plurality of data lines via a demultiplexer; turning off the demultiplexer for keeping the plurality of data lines at a floating level; generating a coupling voltage by changing a voltage level of a power line from a first voltage level to a second voltage level, and transmitting the coupling voltage to a first data line of the demultiplexer via a coupling capacitor coupled between the power line and the first data line; and turning off the first switch in the pixel unit coupled to the gate line after generating the coupling voltage.
Another embodiment of such a display method comprises turning on a switch in a pixel unit coupled to a gate line for receiving a data signal from a corresponding data line; outputting data signals to a plurality of data lines using a source driving circuit; terminating outputting the data signals to the plurality of data lines for keeping the plurality of data lines at a floating level; generating a coupling voltage by changing a voltage level of a power line from a first voltage level to a second voltage level, and transmitting the coupling voltage to a first data line via a coupling capacitor coupled between the power line and the first data line after keeping the plurality of data lines at the floating level; and turning off the switch in the pixel unit coupled to the gate line after generating the coupling voltage.
BRIEF DESCRIPTION OF THE DRAWINGS
FIG. 1 shows a prior art TFT LCD.
FIG. 2 is a timing diagram illustrating a prior art row-inversion method for driving the TFT LCD of FIG. 1.
FIG. 3 shows a TFT LCD according to the present invention.
FIGS. 4-6 are timing diagrams illustrating a method for driving the TFT LCD in FIG. 3 according to a first embodiment of the present invention.
FIGS. 7-9 are timing diagrams illustrating a method for driving the TFT LCD in FIG. 3 according to a second embodiment of the present invention.
FIG. 10 is a flowchart illustrating operations of the present driving methods when applied to TFT LCDs with demultiplexer structure.
FIG. 11 is a flowchart illustrating operations of the present driving methods when applied to TFT LCDs without demultiplexer structure.
FIG. 12 is a diagram illustrating a display system according to another embodiment of the present invention.
 DETAILED DESCRIPTION
Reference is made to FIG. 3, which schematically depicts a TFT LCD 30 according to the present invention. The TFT LCD 30 includes a source driving circuit 32, a gate driving circuit 34, a control circuit 36, power lines V1 and V2, a plurality of coupling capacitors CR1, CG1, CB1, CR2, CG2, and CB2, a plurality of data lines, gate lines Gate1-Gatem, demultiplexers DUX1-DUXn, and a plurality of pixel units. The data lines of the TFT LCD 30 include red data lines R1-Rn, green data lines G1-Gn and blue data lines B1-Bn. The pixel units of the TFT LCD 30 include red pixel units PR1-PRn, green pixel units PG1-PGn, blue pixel units PB1-PBn. The demultiplexers DUX1-DUXn each include three control switches SWR1, SWG1, SWB1 to SWRn, SWGn, SWBn, respectively. Each pixel unit, comprising a driving TFT switch and a capacitor, controls light according to charges stored in the capacitor. The gate driving circuit 34 generates scan signals for turning on/off the driving TFT switches in the pixel units via corresponding gate lines. The source driving circuit 32 generates data signals corresponding to images to be displayed by each pixel unit and sends the data signals to the pixels units via the control switches of corresponding demultiplexers. The coupling capacitors CR1, CG1 and CB1 are coupled between the power line V1 and corresponding red, green, blue data lines respectively. The coupling capacitors CR2, CG2 and CB2 are coupled between the power line V2 and corresponding red, green, blue data lines respectively. The voltage levels of the power lines V1 and V2 are controlled by the control circuit 36. The TFT LCD 30 has a 1-to-3 demultiplexer structure, in which each demultiplexer distributes the data signals to three data lines. By sending control signals CKH1, CKH2 and CKH3 to the control switches SWR1-SWRn, SWG1-SWGn, and SWB1-SWBn, the data signals can be written into the pixel units via corresponding demulitiplexers in a predetermined sequence.
Reference is made to FIGS. 4-6, which are timing diagrams illustrating a method for driving the TFT LCD 30 according to a first embodiment of the present invention. In FIGS. 4-6, VGATE+ and VGATE− represent the gate signals sent to a gate line during the positive- and negative-polarity driving periods, respectively. CKH3-CKH1 represent the control signals sequentially applied to the control switches. VC1 and VC2 represent the voltage levels of the power lines V1 and V2, respectively. VCOM represents the common voltage of the TFT LCD 30. VPIXEL+(B), VPIXEL+(G) and VPIXEL+(R) respectively represent the voltage levels of the pixel units coupled to the blue, green and red data lines during the positive-polarity driving periods, which are respectively illustrated by dash lines, bold dash lines and dash-dot lines in FIGS. 4-6. VPIXEL−(B), VPIXEL−(G) and VPIXEL−(R) respectively represent the voltage levels of the pixel units coupled to the blue, green and red data lines during the negative-polarity driving periods, which are respectively illustrated by dash lines, bold dash lines and dash-dot lines in FIGS. 4-6 as well.
In the first embodiment of the present invention, data are written into the pixel units in a B-G-R sequence by sequentially applying the control signals CKH3-CKH1 for electrically connecting the source driving circuit 32 to the blue, green, and red data lines. During the positive-polarity driving periods when the gate signal VGATE+ applied to a gate line has a high voltage level, the TFT driving switches in the pixel units coupled to the gate line are turned on so that the capacitors in the pixel units coupled to the gate line can be electrically connected to corresponding data lines.
Referring to FIG. 4, when the control signals CKH3-CKH1 are applied sequentially, the control switches corresponding to the blue, green and red data lines in each demultiplexer are sequentially turned on. Therefore, the data signals generated by the source driving circuit 32 can be written into corresponding pixel units via corresponding turned-on control switches in a B-G-R sequence. As mentioned before, since inherent capacitance exists between the data lines, the voltage level of a data line is affected when the voltage level of an adjacent data line varies.
Assuming the demultiplexer DUX2 in FIG. 4 is used for illustration, VGATE+ and VGATE− respectively represent the gate signals sent to the gate line Gate2 during the positive- and negative-polarity driving periods. VPIXEL+(B) represents the voltage level of the pixel units PB2 during the positive-polarity driving periods, while VPIXEL−(B) represents the voltage level of the pixel units PB2 during the negative-polarity driving periods. During the positive-polarity driving periods, the voltage level VPIXEL+(B) of the pixel units PB2 increases three times when the control signals CKH3-CKH1 have high voltage levels: the first voltage raise (at T1 in FIG. 4) is due to the data signal transmitted from the source driving circuit 32 to the blue data line B2 via the demultiplexer DUX2; the second voltage raise (at T2 in FIG. 4) is due to the coupling voltage caused by the inherent capacitance between the data lines when the data signal is transmitted from the source driving circuit 32 to the green data line G2 adjacent to the blue data line B2; the third voltage raise (at T3 in FIG. 4) is due to the coupling voltage caused by the inherent capacitance between the data lines when the data signal is transmitted from the source driving circuit 32 to the red data line R3 adjacent to the blue data line B2. On the other hand, during the negative-polarity driving periods, the voltage level VPIXEL−(B) of the pixel units PB2 drops three times when the control signals CKH3-CKH1 have high voltage levels: the first voltage drop (at T4 in FIG. 4) is due to the data signal transmitted from the source driving circuit 32 to the blue data line B2 via the demultiplexer DUX2; the second voltage drop (at T5 in FIG. 4) is due to the coupling voltage caused by the inherent capacitance between the data lines when the data signal is transmitted from the source driving circuit 32 to the green data line G2 adjacent to the blue data line B2; the third voltage drop (at T6 in FIG. 4) is due to the coupling voltage caused by the inherent capacitance between the data lines when the data signal is transmitted from the source driving circuit 32 to the red data line R3 adjacent to the blue data line B2.
Similarly, FIG. 5 illustrates how the inherent capacitance influences the voltage level of the pixel units PG2, and FIG. 6 illustrates how the inherent capacitance influences the voltage level of the pixel units PR2.
In the embodiments illustrated in FIGS. 4-6, the voltage levels VC1 and VC2 of the power lines V1 and V2 each remain at a constant level when writing data into the data lines. For example, the voltages VC1 and VC2 are first kept at a high voltage level and a low voltage level, respectively. When the data lines become floated after writing the data signal into a last data line controlled by a demultiplexer and before a corresponding gate signal goes low, the voltage VC1 and VC2 can be altered in the first embodiment of the present invention. For example, the voltage VC1 can be raised from a low level to a high level, while the voltage VC2 can be lowered from a high level to a low level. As a result, voltage differences are generated across the corresponding coupling capacitors, thereby providing coupling voltages to corresponding pixel units for compensating different degrees of color shifting.
Referring to FIG. 4 again, if the user wants to increase the absolute values of the liquid crystal voltages VLC+(B) and VLC−(B) of the blue pixel units, the voltage VPIXEL+(B) obtained at Tfirst in the positive-polarity driving periods has to be increased and the voltage VPIXEL−(B) obtained at Tsecond in the negative-polarity driving periods has to be decreased. Under such circumstances, during the positive-polarity driving periods when the data lines become floated after writing the data signal into a last data line controlled by a demultiplexer and before a corresponding gate signal goes low, the voltage VC1 of the power line V1 is raised from a low level to a high level in the first embodiment of the present invention for providing a corresponding coupling capacitor with a voltage difference ΔV1, which in turn provides a corresponding blue data line with a coupling voltage ΔVC1 — B. Therefore, the voltage VPIXEL+(B) obtained at Tfirst and the absolute value of the liquid crystal voltages VLC+(B) of the blue pixel units can be increased at the same time. Similarly, during the negative-polarity driving periods when the data lines become floated after writing the data signal into a last data line controlled by a demultiplexer and before a corresponding gate signal goes low, the voltage VC1 of the power line V1 is lowered from a high level to a low level for providing a corresponding coupling capacitor with a voltage difference ΔV1, which in turn provides a corresponding blue data line with a coupling voltage ΔVC1 — B. Therefore, the voltage VPIXEL−(B) obtained at Tsecond can be decreased and the absolute value of the liquid crystal voltages VLC−(B) of the blue pixel units can be increased at the same time. In FIG. 4, the adjusted voltages VPIXEL+(B) and VPIXEL−(B) are illustrated by dashed lines.
If the user wants to decrease the absolute values of the liquid crystal voltages VLC+(B) and VLC−(B) of the blue pixel units, the voltage VPIXEL+(B) obtained at Tfirst in the positive-polarity driving periods has to be decreased and the voltage VPIXEL−(B) obtained at Tsecond in the negative-polarity driving periods has to be increased. Under such circumstances, during the positive-polarity driving periods when the data lines become floated after writing data into a last data line controlled by a demultiplexer and before a corresponding gate signal goes low, the voltage VC2 of the power line V2 is lowered from a high level to a low level for providing a corresponding coupling capacitor with a voltage difference ΔV2, which in turn provides a corresponding blue data line with a coupling voltage ΔVC2 — B. Therefore, the voltage VPIXEL+(B) obtained at Tfirst and the absolute value of the liquid crystal voltages VLC+(B) of the blue pixel units can be decreased at the same time. Similarly, during the negative-polarity driving periods when the data lines become floated after writing data into a last data line controlled by a demultiplexer and before a corresponding gate signal goes low, the voltage VC2 of the power line V2 is raised from a low level to a high level for providing a corresponding coupling capacitor with a voltage difference ΔV2, which in turn provides a corresponding blue data line with a coupling voltage ΔVC2 — B. Therefore, the voltage VPIXEL−(B) obtained at Tsecond can be increased and the absolute value of the liquid crystal voltages VLC−(B) of the blue pixel units can be decreased at the same time. In FIG. 4, the adjusted voltages VPIXEL+(B) and VPIXEL−(B) are illustrated by bold dashed lines.
In FIG. 4, the dashed lines represent the voltages VPIXEL+(B) and VPIXEL−(B) after being adjusted using the power line V1 and the corresponding coupling capacitors, and the bold dashed lines represent the voltages VPIXEL+(B) and VPIXEL−(B) after being adjusted using the power line V2 and the corresponding coupling capacitors. The values of the coupling voltages ΔVC1 — B and ΔVC — B are related to the capacitances of the corresponding coupling capacitors and the voltage differences ΔV1 and ΔV2. Therefore in the first embodiment of the present invention, the absolute values of the liquid crystal voltages VLC+(B) and VLC−(B) of the blue pixel units can be adjusted flexibly by applying different voltage differences ΔV1 and ΔV2 to the power lines V1 and V2, or by using coupling capacitors having different capacitances. For example, in the positive-polarity driving periods illustrated in FIG. 4, the absolute value of the adjusted liquid crystal voltages VLC — UP(B) can be larger than that of the original liquid crystal voltages VLC+(B). Or, the absolute value of the adjusted liquid crystal voltages VLC — DOWN(B) can be smaller than that of the original liquid crystal voltages VLC+(B). As a result, the present invention can compensate color shifting of the blue pixel units flexibly.
Similarly, references are made to FIGS. 5 an 6 again. In FIG. 5, the dashed lines represent the voltages VPIXEL+(G) and VPIXEL−(G) when the user wants to increase the liquid crystal voltages of the green pixel units, and the bold dashed lines represent the voltages VPIXEL+(G) and VPIXEL−(G) when the user wants to decrease the liquid crystal voltages of the green pixel units. In FIG. 6, the dashed lines represent the voltages VPIXEL+(R) and VPIXEL−(R) when the user wants to increase the liquid crystal voltages of the red pixel units, and the bold dashed lines represent the voltages VPIXEL+(R) and VPIXEL−(R) when the user wants to decrease the liquid crystal voltages of the red pixel units.
In the first embodiment of the present invention illustrated in FIGS. 4-6, data are written into the pixel units in a B-G-R sequence. However, the present invention can also be applied regardless of driving sequences. References are made to FIGS. 7-9, which are timing diagrams illustrating a method for driving the TFT LCD 30 according to a second embodiment of the present invention. In the second embodiment of the present invention, data are written into the pixel units in an R-G-B sequence by sequentially applying the control signals CKH1-CKH3 for electrically connecting the source driving circuit 32 to the corresponding red, green and blue data lines sequentially.
Similar to the first embodiment, the voltages VC1 and VC2 of the power lines V1 and V2 each remain at a constant level when writing the data signals into the data lines in the second embodiment of the present invention. The voltages VC1 and VC2 of the power lines V1 and V2 can be altered after writing data into a last data line controlled by a demultiplexer and before a corresponding gate signal goes low. Therefore, voltage differences across the corresponding coupling capacitors can be generated, thereby providing coupling voltages to corresponding pixel units for compensating different degrees of color shifting. Similarly, the values of the coupling voltages are related to the capacitances of the corresponding coupling capacitors and the voltage differences ΔV1 and ΔV2. Therefore in the second embodiment of the present invention, the absolute values of the liquid crystal voltages can be adjusted flexibly by applying different voltage differences ΔV1 and ΔV2 to the power lines V1 and V2, or by using coupling capacitors having different capacitances.
In the positive-polarity driving periods illustrated in FIG. 7, the absolute value of the adjusted liquid crystal voltages VLC — UP(B) can be larger than that of the original liquid crystal voltages VLC+(B). Or, the absolute value of the adjusted liquid crystal voltages VLC — DOWN(B) can be smaller than that of the original liquid crystal voltages VLC+(B). In the positive-polarity driving periods illustrated in FIG. 8, the absolute value of the adjusted liquid crystal voltages VLC — UP(G) can be larger than that of the original liquid crystal voltages VLC+(G). Or, the absolute value of the adjusted liquid crystal voltages VLC — DOWN(G) can be smaller than that of the original liquid crystal voltages VLC+(G). In the positive-polarity driving periods illustrated in FIG. 9, the absolute value of the adjusted liquid crystal voltages VLC — UP(R) can be larger than that of the original liquid crystal voltages VLC+(R). Or, the absolute value of the adjusted liquid crystal voltages VLC — DOWN(R) can be smaller than that of the original liquid crystal voltages VLC+(R). As a result, the second embodiment of the present invention can compensate color shifting of the pixel units flexibly when data are written in an R-G-B sequence.
Reference is made to FIG. 10, which depicts a flowchart illustrating operations of the present driving methods when applied to TFT LCDs with a demultiplexer structure. The flowchart in FIG. 10 includes the following steps:
Step 102: turn on the switches in the pixel units coupled to a gate line for receiving data signals from corresponding data lines;
Step 104: sequentially output the data signals to a plurality of data lines via a demultiplexer;
Step 106: generate a coupling voltage by changing a voltage level of a power line from a first voltage level to a second voltage level when the data lines have a floating level after outputting the data signals to a last data line of the demultiplexer, and transmitting the coupling voltage to a data line via a coupling capacitor coupled between the power line and the data line; and
Step 108: turn off the switches in the pixel units coupled to the gate line after generating the coupling voltage.
The first and second embodiments of the present invention illustrated in FIGS. 4-9 can be applied to TFT LCDs having a 1-to-3 demultiplexer structure, as well as other structures such as a 1-to-6 or a 1-to-12 demultiplexer structure, etc. The present invention can also be applied to TFT LCDs without a demultiplexer structure. If data are written into the pixel units directly from the source driving circuit on a 1-to-1 basis instead of via a demultiplexer, no control switch is required and therefore no control signal is provided. The data lines need to have floating voltage levels when coupling voltages are generated using the power line. Reference is made to FIG. 11, which depicts a flowchart illustrating operations of the present driving methods when applied to TFT LCDs without a demultiplexer structure. The flowchart in FIG. 11 includes the following steps:
Step 112: turn on the switches in the pixel units coupled to a gate line for receiving data signals from corresponding data lines
Step 114: output the data signals to the data lines via a source driving circuit;
Step 116: terminate outputting the data signals to the data lines for keeping the data lines at a floating level;
Step 118: generate a coupling voltage by changing a voltage level of a power line from a first voltage level to a second voltage level when the data lines have a floating level, and transmitting the coupling voltage to a data line via a coupling capacitor coupled between the power line and the data line; and
Step 110: turn off the switches in the pixel units coupled to the gate line after generating the coupling voltage.
The present invention provides display devices and driving methods capable of improving display quality. The present invention can be applied to TFT LCDs with/without a demultiplexer structure and implemented with different driving sequences such as dot-, row-, or column-inversion. Different degrees of color shifting can be compensated in a flexible way.
Reference is made to FIG. 12 for a diagram illustrating a display system according to another embodiment of the present invention. In this embodiment, the display system can be a display device 40 or an electronic device 2. As illustrated in FIG. 12, the display device 40 can include the TFT LCD 30 in FIG. 3, or can be integrated into the electronic device 2. Generally, the electronic device 2 can include the display device 40 and a controller 50. The controller 50, electrically connected to the display device 40, can provide an input signal (such as an image signal), based on which the display device 40 can display images. The electronic device 2 can include devices such as mobile phones, digital cameras, PDAs, notebook/desktop computers, televisions, displays for automobiles, or portable DVD players.
Those skilled in the art will readily observe that numerous modifications and alterations of the device and method may be made while retaining the teachings of the invention. Accordingly, the above disclosure should be construed as limited only by the metes and bounds of the appended claims.

Claims (17)

1. A liquid crystal display (LCD) system comprising:
an LCD device comprising:
a plurality of gate lines;
a plurality of data lines intersecting the plurality of gate lines;
a plurality of first switches each having a first end coupled to a corresponding gate line and a second end coupled to a corresponding data line;
a plurality of storage units each coupled to a third end of a corresponding first switch for receiving data from the corresponding data line;
a first power line formed in parallel with the plurality of gate lines;
a plurality of first coupling capacitors each having a first end coupled to the first power line and a second end coupled to the corresponding data line;
a source driving circuit coupled to the plurality of data lines for providing data signals; and
a plurality of demultiplexers coupled between the source driving circuit and the plurality of corresponding data lines for:
sequentially outputting the data signals to the plurality of data lines after a corresponding first switch coupled to the corresponding gate line and the corresponding data line is turned on;
keeping the plurality of data lines at a floating level after outputting the data signals;
generating a coupling voltage by changing a voltage level of the first power line from a first voltage level to a second voltage level; and
sequentially transmitting the coupling voltage to the data lines via the plurality of first coupling capacitors.
2. The LCD system of claim 1 further comprising:
a second power line formed in parallel with the plurality of gate lines; and
a plurality of second coupling capacitors each having a first end coupled to the second power line and a second end coupled to the corresponding data line.
3. The LCD system of claim 1 further comprising a control circuit coupled to the first and second power lines for controlling voltage levels of the first and second power lines.
4. The LCD system of claim 1 further comprising:
a gate driving circuit coupled to the plurality of gate lines for transmitting control signals to the plurality of first switches via the corresponding gate lines.
5. The LCD system of claim 1 wherein each demultiplexer includes a plurality of second switches coupled to the source driving circuit and the data lines for controlling signal transmission paths through which the data signals are transmitted from the source driving circuit to the data lines.
6. The LCD system of claim 5 wherein the second switches include thin film transistors (TFTs).
7. The LCD system of claim 1 wherein the first switches include TFTs.
8. The LCD system of claim 1 further comprising an electronic device including:
the LCD device; and
a controller coupled to the LCD device for providing an input signal based on which the LCD device displays images.
9. A method for driving an LCD system comprising:
turning on a first switch in a pixel unit coupled to a gate line for receiving a data signal from a corresponding data line;
sequentially outputting data signals to a plurality of data lines via a demultiplexer;
turning off the demultiplexer for keeping the plurality of data lines at a floating level;
generating a coupling voltage by changing a voltage level of a power line from a first voltage level to a second voltage level, and transmitting the coupling voltage to a first data line of the demultiplexer via a coupling capacitor coupled between the power line and the first data line; and
turning off the first switch in the pixel unit coupled to the gate line after generating the coupling voltage.
10. The method of claim 9 wherein sequentially outputting the data signals to the plurality of data lines via the demultiplexer is a source driving circuit sequentially outputting the data signals to the plurality of data lines via the demultiplexer.
11. The method of claim 9 further comprising:
generating a coupling voltage by changing the voltage level of the power line from the second voltage level to the first voltage level, and transmitting the coupling voltage to a second data line of the demultiplexer via a coupling capacitor coupled between the power line and the second data line.
12. The method of claim 9 wherein changing the voltage level of the power line from the first voltage level to the second voltage level is changing the voltage level of the power line from a high voltage level to a low voltage level.
13. The method of claim 9 wherein changing the voltage level of the power line from the first voltage level to the second voltage level is changing the voltage level of the power line from a low voltage level to a high voltage level.
14. A method for driving an LCD system comprising:
turning on a switch in a pixel unit coupled to a gate line for receiving a data signal from a corresponding data line;
outputting data signals to a plurality of data lines using a source driving circuit;
terminating outputting the data signals to the plurality of data lines for keeping the plurality of data lines at a floating level;
generating a coupling voltage by changing a voltage level of a power line from a first voltage level to a second voltage level, and transmitting the coupling voltage to a first data line via a coupling capacitor coupled between the power line and the first data line after keeping the plurality of data lines at the floating level; and
turning off the switch in the pixel unit coupled to the gate line after generating the coupling voltage.
15. The method of claim 14 further comprising:
generating a coupling voltage by changing the voltage level of the power line from the second voltage level to the first voltage level, and transmitting the coupling voltage to a second data line via a coupling capacitor coupled between the power line and the second data line.
16. The method of claim 14 wherein changing the voltage level of the power line from the first voltage level to the second voltage level is changing the voltage level of the power line from a high voltage level to a low voltage level.
17. The method of claim 14 wherein changing the voltage level of the power line from the first voltage level to the second voltage level is changing the voltage level of the power line from a low voltage level to a high voltage level.
US11/927,679 2006-12-01 2007-10-30 Liquid crystal display system capable of improving display quality and method for driving the same Expired - Fee Related US8111227B2 (en)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
CN2006101607765A CN101191923B (en) 2006-12-01 2006-12-01 Liquid crystal display system capable of improving display quality and related driving method
CN200610160776 2006-12-01
CN200610160776.5 2006-12-01

Publications (2)

Publication Number Publication Date
US20080129906A1 US20080129906A1 (en) 2008-06-05
US8111227B2 true US8111227B2 (en) 2012-02-07

Family

ID=39319617

Family Applications (1)

Application Number Title Priority Date Filing Date
US11/927,679 Expired - Fee Related US8111227B2 (en) 2006-12-01 2007-10-30 Liquid crystal display system capable of improving display quality and method for driving the same

Country Status (4)

Country Link
US (1) US8111227B2 (en)
EP (1) EP1927976A3 (en)
JP (1) JP2008139860A (en)
CN (1) CN101191923B (en)

Families Citing this family (33)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CA2490858A1 (en) 2004-12-07 2006-06-07 Ignis Innovation Inc. Driving method for compensated voltage-programming of amoled displays
US7852298B2 (en) 2005-06-08 2010-12-14 Ignis Innovation Inc. Method and system for driving a light emitting device display
US9269322B2 (en) 2006-01-09 2016-02-23 Ignis Innovation Inc. Method and system for driving an active matrix display circuit
US9489891B2 (en) 2006-01-09 2016-11-08 Ignis Innovation Inc. Method and system for driving an active matrix display circuit
TWI375198B (en) * 2007-05-17 2012-10-21 Tpo Displays Corp A system for displaying images
TWI353472B (en) * 2007-10-22 2011-12-01 Au Optronics Corp Lcd with data compensating function and method for
KR100938897B1 (en) * 2008-02-11 2010-01-27 삼성모바일디스플레이주식회사 LCD and its driving method
WO2009127065A1 (en) 2008-04-18 2009-10-22 Ignis Innovation Inc. System and driving method for light emitting device display
TWI368805B (en) * 2008-04-30 2012-07-21 Au Optronics Corp Liquid crystal display panel and pixel structure thereof
CA2637343A1 (en) 2008-07-29 2010-01-29 Ignis Innovation Inc. Improving the display source driver
US9370075B2 (en) 2008-12-09 2016-06-14 Ignis Innovation Inc. System and method for fast compensation programming of pixels in a display
JP5399198B2 (en) 2009-10-08 2014-01-29 グローバル・オーエルイーディー・テクノロジー・リミテッド・ライアビリティ・カンパニー Pixel circuit and display device
CN101751896B (en) * 2010-03-05 2013-05-22 华映光电股份有限公司 Liquid crystal display device and driving method thereof
CA2696778A1 (en) 2010-03-17 2011-09-17 Ignis Innovation Inc. Lifetime, uniformity, parameter extraction methods
US20140368491A1 (en) 2013-03-08 2014-12-18 Ignis Innovation Inc. Pixel circuits for amoled displays
US9351368B2 (en) 2013-03-08 2016-05-24 Ignis Innovation Inc. Pixel circuits for AMOLED displays
US9886899B2 (en) 2011-05-17 2018-02-06 Ignis Innovation Inc. Pixel Circuits for AMOLED displays
EP2945147B1 (en) * 2011-05-28 2018-08-01 Ignis Innovation Inc. Method for fast compensation programming of pixels in a display
US9747834B2 (en) 2012-05-11 2017-08-29 Ignis Innovation Inc. Pixel circuits including feedback capacitors and reset capacitors, and display systems therefore
US9336717B2 (en) 2012-12-11 2016-05-10 Ignis Innovation Inc. Pixel circuits for AMOLED displays
US9786223B2 (en) 2012-12-11 2017-10-10 Ignis Innovation Inc. Pixel circuits for AMOLED displays
US9721505B2 (en) 2013-03-08 2017-08-01 Ignis Innovation Inc. Pixel circuits for AMOLED displays
CA2894717A1 (en) 2015-06-19 2016-12-19 Ignis Innovation Inc. Optoelectronic device characterization in array with shared sense line
CA2873476A1 (en) 2014-12-08 2016-06-08 Ignis Innovation Inc. Smart-pixel display architecture
CA2886862A1 (en) 2015-04-01 2016-10-01 Ignis Innovation Inc. Adjusting display brightness for avoiding overheating and/or accelerated aging
US10373554B2 (en) 2015-07-24 2019-08-06 Ignis Innovation Inc. Pixels and reference circuits and timing techniques
US10657895B2 (en) 2015-07-24 2020-05-19 Ignis Innovation Inc. Pixels and reference circuits and timing techniques
CA2898282A1 (en) 2015-07-24 2017-01-24 Ignis Innovation Inc. Hybrid calibration of current sources for current biased voltage progra mmed (cbvp) displays
CA2908285A1 (en) 2015-10-14 2017-04-14 Ignis Innovation Inc. Driver with multiple color pixel structure
CN114175139B (en) * 2020-05-13 2023-04-18 京东方科技集团股份有限公司 Pixel driving method, display driving method and display substrate
CN113920928B (en) * 2021-10-29 2022-07-12 重庆惠科金渝光电科技有限公司 Display panel driver and display device
CN114637147B (en) * 2022-03-30 2023-07-25 广州华星光电半导体显示技术有限公司 Display panel and display device
CN117275428A (en) * 2023-10-11 2023-12-22 上海天马微电子有限公司 Display panel and display device

Citations (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2507803A1 (en) 1981-06-11 1982-12-17 Sony Corp LIQUID CRYSTAL MATRIX DISPLAY DEVICE
US5576730A (en) * 1992-04-08 1996-11-19 Sharp Kabushiki Kaisha Active matrix substrate and a method for producing the same
US5798742A (en) * 1993-12-20 1998-08-25 Sharp Kabushiki Kaisha Active matrix panel and method for fabricating the same
EP0883102A1 (en) 1997-06-05 1998-12-09 Thomson-Lcd Method for compensating distortions in a capacitive circuit and its use in matrix displays
WO2004092812A1 (en) 2003-04-17 2004-10-28 Samsung Electronics Co., Ltd. Liquid crystal display
US20040263507A1 (en) * 2003-06-27 2004-12-30 Au Optronics Corporation Power-saving circuits and methods for driving active matrix display elements
US20050024547A1 (en) * 2003-07-30 2005-02-03 Lg.Philips Lcd Co., Ltd. Liquid crystal display device and method of driving the same
JP2005208085A (en) 2004-01-20 2005-08-04 Sony Corp Display apparatus and auxiliary signal line driving circuit
WO2005109393A1 (en) 2004-05-12 2005-11-17 Sharp Kabushiki Kaisha Liquid crystal display device, color management circuit, and display control method
US20060274013A1 (en) * 2005-06-07 2006-12-07 Sunplus Technology Co., Ltd. LCD panel driving method and device with charge sharing
US20070030237A1 (en) 2005-08-08 2007-02-08 Toppoly Optoelectronics Corp. Source driving method and source driver for liquid crystal display device
US20070030238A1 (en) 2005-08-08 2007-02-08 Toppoly Optoelectronics Corp. Liquid crystal display device and electronic device

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3328840B2 (en) * 1991-10-23 2002-09-30 株式会社日立製作所 Liquid crystal display
JP4449320B2 (en) * 2003-03-27 2010-04-14 カシオ計算機株式会社 Signal distribution device and display device
CN100414592C (en) * 2003-04-01 2008-08-27 友达光电股份有限公司 Driving and data voltage signal adjusting method for active matrix type liquid crystal display
US6965423B2 (en) * 2003-05-13 2005-11-15 Toppoly Optoelectronics Corp. Liquid crystal display and fabricating method thereof

Patent Citations (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2507803A1 (en) 1981-06-11 1982-12-17 Sony Corp LIQUID CRYSTAL MATRIX DISPLAY DEVICE
US5576730A (en) * 1992-04-08 1996-11-19 Sharp Kabushiki Kaisha Active matrix substrate and a method for producing the same
US5798742A (en) * 1993-12-20 1998-08-25 Sharp Kabushiki Kaisha Active matrix panel and method for fabricating the same
EP0883102A1 (en) 1997-06-05 1998-12-09 Thomson-Lcd Method for compensating distortions in a capacitive circuit and its use in matrix displays
US6252566B1 (en) * 1997-06-05 2001-06-26 Thomson-Lcd Compensation process for a disturbed capacitive circuit and application to matrix display screens
WO2004092812A1 (en) 2003-04-17 2004-10-28 Samsung Electronics Co., Ltd. Liquid crystal display
US20040263507A1 (en) * 2003-06-27 2004-12-30 Au Optronics Corporation Power-saving circuits and methods for driving active matrix display elements
US20050024547A1 (en) * 2003-07-30 2005-02-03 Lg.Philips Lcd Co., Ltd. Liquid crystal display device and method of driving the same
JP2005208085A (en) 2004-01-20 2005-08-04 Sony Corp Display apparatus and auxiliary signal line driving circuit
WO2005109393A1 (en) 2004-05-12 2005-11-17 Sharp Kabushiki Kaisha Liquid crystal display device, color management circuit, and display control method
US20060274013A1 (en) * 2005-06-07 2006-12-07 Sunplus Technology Co., Ltd. LCD panel driving method and device with charge sharing
US20070030237A1 (en) 2005-08-08 2007-02-08 Toppoly Optoelectronics Corp. Source driving method and source driver for liquid crystal display device
US20070030238A1 (en) 2005-08-08 2007-02-08 Toppoly Optoelectronics Corp. Liquid crystal display device and electronic device

Also Published As

Publication number Publication date
EP1927976A3 (en) 2009-08-19
JP2008139860A (en) 2008-06-19
EP1927976A2 (en) 2008-06-04
CN101191923B (en) 2011-03-30
CN101191923A (en) 2008-06-04
US20080129906A1 (en) 2008-06-05

Similar Documents

Publication Publication Date Title
US8111227B2 (en) Liquid crystal display system capable of improving display quality and method for driving the same
US8325126B2 (en) Liquid crystal display with reduced image flicker and driving method thereof
JP4168339B2 (en) Display drive device, drive control method thereof, and display device
US8289260B2 (en) Driving device, display device, and method of driving the same
US8305374B2 (en) Display device having precharge operations and method of driving the same
US7193602B2 (en) Driver circuit, electro-optical device, and driving method
US20040125068A1 (en) Connector and apparatus of driving liquid crystal display using the same
US20080303770A1 (en) Liquid Crystal Display Device
US20080012840A1 (en) Liquid Crystal Display Device and Liquid Crystal Display Driving Circuit
US8558852B2 (en) Source driver, electro-optical device, and electronic instrument
US20060071893A1 (en) Source driver, electro-optic device, and electronic instrument
US8243002B2 (en) Apparatus and method for controlling display of images
US8619014B2 (en) Liquid crystal display device
JP2015018064A (en) Display device
US7995044B2 (en) Display device
US20100214272A1 (en) Display and electronic apparatus equipped with same
KR101244773B1 (en) Display device
US20070008265A1 (en) Driver circuit, electro-optical device, and electronic instrument
US8487965B2 (en) Display device and driving method thereof
US20090046112A1 (en) Liquid Crystal Panel Driving Device, Liquid Crystal Panel driving Method, Liquid Crystal Display Device
JP5035165B2 (en) Display driving device and display device
US7589705B2 (en) Circuit and method for driving display panel
KR20190080292A (en) Electronic device including display apparatus and method for driving the same
JP4784620B2 (en) Display drive device, drive control method thereof, and display device
KR101352936B1 (en) Liquid crystal display device

Legal Events

Date Code Title Description
AS Assignment

Owner name: TPO DISPLAYS CORP., TAIWAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:LIN, CHING-YAO;OKU, NORIO;REEL/FRAME:020032/0381

Effective date: 20070806

AS Assignment

Owner name: CHIMEI INNOLUX CORPORATION, TAIWAN

Free format text: MERGER;ASSIGNOR:TPO DISPLAYS CORP.;REEL/FRAME:025702/0870

Effective date: 20100318

ZAAA Notice of allowance and fees due

Free format text: ORIGINAL CODE: NOA

ZAAB Notice of allowance mailed

Free format text: ORIGINAL CODE: MN/=.

STCF Information on status: patent grant

Free format text: PATENTED CASE

AS Assignment

Owner name: INNOLUX CORPORATION, TAIWAN

Free format text: CHANGE OF NAME;ASSIGNOR:CHIMEI INNOLUX CORPORATION;REEL/FRAME:032621/0718

Effective date: 20121219

FPAY Fee payment

Year of fee payment: 4

MAFP Maintenance fee payment

Free format text: PAYMENT OF MAINTENANCE FEE, 8TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1552); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

Year of fee payment: 8

FEPP Fee payment procedure

Free format text: MAINTENANCE FEE REMINDER MAILED (ORIGINAL EVENT CODE: REM.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

LAPS Lapse for failure to pay maintenance fees

Free format text: PATENT EXPIRED FOR FAILURE TO PAY MAINTENANCE FEES (ORIGINAL EVENT CODE: EXP.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

STCH Information on status: patent discontinuation

Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362

FP Lapsed due to failure to pay maintenance fee

Effective date: 20240207