US8040747B2 - Circuit and method for controlling precharge in semiconductor memory apparatus - Google Patents
Circuit and method for controlling precharge in semiconductor memory apparatus Download PDFInfo
- Publication number
- US8040747B2 US8040747B2 US12/650,536 US65053609A US8040747B2 US 8040747 B2 US8040747 B2 US 8040747B2 US 65053609 A US65053609 A US 65053609A US 8040747 B2 US8040747 B2 US 8040747B2
- Authority
- US
- United States
- Prior art keywords
- signal
- write
- read
- burst
- precharge
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related, expires
Links
- 239000004065 semiconductor Substances 0.000 title claims abstract description 42
- 238000000034 method Methods 0.000 title claims description 17
- 230000004044 response Effects 0.000 claims abstract description 54
- 230000007274 generation of a signal involved in cell-cell signaling Effects 0.000 claims abstract description 12
- 230000003111 delayed effect Effects 0.000 claims description 7
- 230000001934 delay Effects 0.000 claims description 3
- 238000010586 diagram Methods 0.000 description 7
- 230000000694 effects Effects 0.000 description 1
Images
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/12—Bit line control circuits, e.g. drivers, boosters, pull-up circuits, pull-down circuits, precharging circuits, equalising circuits, for bit lines
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/22—Read-write [R-W] timing or clocking circuits; Read-write [R-W] control signal generators or management
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C8/00—Arrangements for selecting an address in a digital store
- G11C8/18—Address timing or clocking circuits; Address control signal generation or management, e.g. for row address strobe [RAS] or column address strobe [CAS] signals
Definitions
- Various aspects of the present disclosure generally relate to a semiconductor memory apparatus, and more particularly, to a circuit and a method for controlling precharge in a semiconductor memory apparatus.
- a semiconductor memory apparatus typically receives an external command and performs active and precharge operations.
- the semiconductor memory apparatus performs a read operation or a write operation in the active operation.
- data is outputted from memory cells, and in the write operation, data is inputted to memory cells.
- the semiconductor memory apparatus has a precharge control circuit which precharges the respective signal lines between active intervals.
- one precharge control circuit may be provided for each memory bank and is configured to generate auto precharge signals in precharge operations for read operations (hereafter referred to as “read precharge operation”) and in precharge operations for write operations (hereafter referred to as “write precharge operation”).
- the precharge control circuit may have a read precharge control unit and a write precharge control unit.
- the precharge control circuit generates a burst clock signal using an internal clock signal and generates a read auto precharge signal through the read precharge control unit by using the burst clock signal and burst length information in a read operation.
- the precharge control circuit generates a write auto precharge signal through the write precharge control unit by using the burst clock signal, the burst length information, and write latency information in a write operation.
- the precharge control circuit may combine the read auto precharge signal, the write auto precharge signal, and bank information to generate an auto precharge signal, and transmits the generated auto precharge signal to a corresponding memory bank.
- FIG. 1 shows waveforms of a read write mode signal rdwt which distinguishes a read operation and a write operation, a data input off signal dioff which indicates an interval during which data is not inputted, and a burst clock signal bclk.
- the read write mode signal rdwt indicates a read operation mode at a low level and a write operation mode at a high level.
- the data input off signal dioff is enabled to a high level during an interval in which data is not inputted to the memory bank, that is, in an all bank idle mode or a refresh mode.
- the burst clock signal bclk is a clock signal that is inputted to the read precharge control unit and the write precharge control unit.
- the write precharge control unit need not be activated. Also, the write precharge control unit need not be activated during an interval in which the data input off signal dioff is enabled since a data input operation is not actually performed during that time. As shown in the drawing, however, the burst clock signal bclk is implemented to constantly toggle and such constant toggling configuration makes the activated burst clock signal bclk resulting from such constant toggling implementation makes the write precharge control unit be activated as well.
- the precharge control circuit of a related art semiconductor memory apparatus is configured such that the write precharge control unit is activated even under situations where a write operation mode is not performed, thereby increasing power consumption.
- precharge control circuits are provided in a number corresponding to the number of memory banks, the increased power consumption lowers power utilization efficiency of the entire semiconductor memory apparatus.
- various aspects of the present invention may provide a circuit and a method for controlling precharge in a semiconductor memory apparatus which can reduce power consumption.
- one exemplary aspect of the invention may provide a circuit for controlling precharge in a semiconductor memory apparatus comprising: a read clock driver configured to drive an internal clock signal and generate a read burst clock signal; a read precharge control unit configured to generate a read auto precharge signal in response to the read burst clock signal, a burst end signal, and a read write mode signal wherein the read write mode signal has different potential levels in a read operation mode and a write operation mode; a write clock driver configured to drive the internal clock signal and generate a write burst clock signal in response to the read write mode signal and a data input off signal; a write precharge control unit configured to generate a write auto precharge signal in response to the write burst clock signal, the burst end signal, a write latency signal, and a write address combination signal; and a precharge signal generation unit configured to combine the read auto precharge signal and the write auto precharge signal in response to
- a circuit for controlling precharge in a semiconductor memory apparatus may comprise a read clock driver configured to drive an internal clock signal and generate a read burst clock signal; a write clock driver configured to drive the internal clock signal and generate a write burst clock signal in response to a read write mode signal and a data input off signal; and a precharge control unit configured to generate an auto precharge signal by using the read burst clock signal in a read operation and the write burst clock signal in a write operation, wherein the write clock driver is configured to toggle the write burst clock signal when the read write mode signal indicates a write operation mode and the data input off signal is disabled.
- a method for controlling precharge in a semiconductor memory apparatus may comprise: a) generating a read burst clock signal by driving an internal clock signal; b) generating an auto precharge signal in a read operation by using the read burst clock signal, a bank active signal, and a burst end signal that is enabled in the form of a pulse when a time corresponding to a preset burst length passes during data input and output operations of the semiconductor memory apparatus; c) generating a write burst clock signal by driving the internal clock signal in a write operation; and d) generating the auto precharge signal using the write burst clock signal, the burst end signal, and the bank active signal, wherein the step c) is a step of toggling the write burst clock signal when a data input off signal is disabled in a write operation.
- a circuit for controlling precharge in a semiconductor memory apparatus may comprise a read clock driver configured to drive an internal clock signal and generate a read burst clock signal; a write clock driver configured to provide the internal clock signal as a write burst clock signal in response to a read write mode signal and a data input off signal and inactivate the write burst clock signal when the data input off signal is enabled; a read precharge control unit configured to provide a read auto precharge signal in response to the read write mode signal and the read burst clock signal; and a write precharge control unit configured to provide a write auto precharge signal in response to the read write mode signal and the write burst clock signal, wherein the write precharge control unit is inactivated in response to the inactivated write burst clock signal.
- a circuit for controlling precharge in a semiconductor memory apparatus may comprise a read clock driver configured to drive an internal clock signal and generate a read burst clock signal; a write clock driver configured to drive the internal clock signal and generate a write burst clock signal in response to a read write mode signal and a data input off signal, and inactivate the write burst clock signal when the data input off signal is enabled; and a precharge control unit configured to generate an auto precharge signal by using the read burst clock signal in a read operation and the write burst clock signal in a write operation.
- a method for controlling precharge in a semiconductor memory apparatus may comprise: a) generating a read burst clock signal by driving an internal clock signal; b) generating an auto precharge signal in a read operation by using the read burst clock signal, a bank active signal, and a burst end signal that is enabled in the form of a pulse when a time corresponding to a preset burst length passes during data input and output operations of the semiconductor memory apparatus; c) determining whether to provide the internal clock signal as a write burst clock signal that toggles in response to a data input off signal in a write operation; and d) generating the auto precharge signal using the write burst clock signal, the burst end signal, and the bank active signal.
- FIG. 1 is a timing diagram explaining an operation of a conventional circuit for controlling precharge in a semiconductor memory apparatus.
- FIG. 2 is a block diagram illustrating a configuration of a circuit for controlling precharge in a semiconductor memory apparatus in accordance with an embodiment of the present invention.
- FIG. 3 is a circuit diagram illustrating a detailed configuration of a write clock driver shown in FIG. 2 .
- FIG. 4 is a timing diagram explaining an operation of a circuit for controlling precharge in a semiconductor memory apparatus in accordance with the embodiment of the present invention.
- FIG. 2 is a block diagram illustrating a configuration of a circuit for controlling precharge in a semiconductor memory apparatus in accordance with an embodiment of the present invention.
- a precharge control circuit in accordance with an embodiment of the present invention includes a read clock driver 10 configured to drive an internal clock signal clk_int to generate a read burst clock signal rd_bclk; a read precharge control unit 20 configured to generate a read auto precharge signal rdpcg in response to the read burst clock signal rd_bclk, a burst end signal bstend, a read write mode signal rdwt, and a reset signal rst; a write clock driver 30 configured to drive the internal clock signal clk_int to generate a write burst clock signal wt_bclk in response to the read write mode signal rdwt and a data input off signal dioff; a write precharge control unit 40 configured to generate a write auto precharge signal wtpcg in response to the write burst clock signal wt_bclk, the burst end signal bstend
- the internal clock signal clk_int is inputted through a buffer from the outside of a semiconductor memory apparatus and is used in various parts of the semiconductor memory apparatus.
- the internal clock signal clk_int is driven by the read clock driver 10 and the write clock driver 30 to respectively generate the read burst clock signal rd_bclk and the write burst clock signal wt_bclk.
- the read clock driver 10 has a configuration that can be easily implemented in the form of a typical clock driver.
- the burst end signal bstend is used to apply a preset burst length to the precharge control circuit in data input and output operations of the semiconductor memory apparatus.
- the burst end signal bstend is enabled in the form of a pulse.
- the reset signal rst is enabled in the form of a pulse, the read precharge control unit 20 initializes the state of the read auto precharge signal rdpcg.
- the burst end signal bstend is delayed by a preset time in response to the read burst clock signal rd_bclk and is outputted as the read auto precharge signal rdpcg.
- the write clock driver 30 performs an operation of driving the internal clock signal clk_int to generate a write burst clock signal wt_bclk.
- the write clock driver 30 is not activated when the read write mode signal rdwt indicates a read operation mode or the data input off signal dioff is enabled.
- the data input off signal dioff is enabled to a high level during an interval when data is not inputted to a memory bank, that is, in an all bank idle mode or a refresh mode.
- the write clock driver 30 is activated only when a data input operation is actually performed in a write operation mode, and allows the write burst clock signal wt_bclk to periodically toggle.
- the write latency signal wltc allows the write precharge control unit 40 to operate according to a preset write latency.
- the write latency signal wltc is a combination of a plurality of signals and can be implemented in a manner such that only one signal is enabled depending on the length of the write latency.
- the write address combination signal wac is generated by combing an address indicating an all bank precharge operation or an auto precharge operation with the read write mode signal rdwt, and is enabled in an all bank precharge mode or an auto precharge mode before a write operation.
- the bank address signal badd indicates whether a corresponding memory bank is to be activated or not.
- the write precharge control unit 40 can be activated only when the bank address signal badd is enabled.
- the write precharge control unit 40 delays the burst end signal bstend in response to the write burst clock signal wt_bclk after the reset signal rst is enabled and the state of the write auto precharge signal wtpcg is initialized.
- the write precharge control unit 40 can be implemented in the form of a shift register.
- the write latency signal wltc determines the number of periods the write burst clock signal wt_bclk is shifted before the burst end signal bstend is outputted as the write auto precharge signal wtpcg.
- the write precharge control unit 40 performs an operation of shifting the burst end signal bstend using the write burst clock signal wt_bclk. In a read operation mode, although a write auto precharge signal wtpcg is not enabled, the shifting operation can be continuously performed in the write precharge control unit 40 . Thus, when the write precharge control unit 40 performs the shifting operation in a read operation mode or during an interval when data input operations are not actually performed, unnecessary power consumption is caused.
- the write clock driver 30 since the write clock driver 30 is inactivated during the interval when data input operations are not actually performed and controls the write burst clock signal wt_bclk to not toggle, the write precharge control unit 40 is not activated and unnecessary power consumption of the precharge control circuit can be reduced.
- the precharge signal generation unit 50 performs a logical OR operation of the read auto precharge signal rdpcg and the write auto precharge signal wtpcg.
- the precharge signal generation unit 50 outputs a signal generated through the logical OR operation as the auto precharge signal pcg under the control of the bank active signal ba, a command pulse signal cmp, and a precharge delay signal pcgdly.
- the bank active signal ba is enabled when the corresponding memory bank is in an active mode or a refresh mode.
- the command pulse signal cmp indicates a read operation and a write operation of the corresponding memory bank.
- the precharge delay signal pcgd delays the generation of the auto precharge signal pcg until a precharge operation is actually performed after a precharge command is inputted and thereby improves the stability of the precharge operation.
- the read precharge control unit 20 , the write precharge control unit 40 , and the precharge signal generation unit 50 can be collectively referred to as a precharge control unit 60 .
- the precharge control unit 60 generates an auto precharge signal pcg by using the read burst clock signal rd_bclk in a read operation and the write burst clock signal wt_bclk in a write operation.
- FIG. 3 is a circuit diagram illustrating a detailed configuration of the write clock driver shown in FIG. 2 .
- the write clock driver 30 includes a clock enable unit 310 configured to combine the read write mode signal rdwt with the data input off signal dioff to generate a clock enable signal clken; and a clock driving unit 320 configured to drive the internal clock signal clk_int in response to the clock enable signal clken to generate the write burst clock signal wt_bclk.
- the clock enable unit 310 includes an inverter IV configured to receive the data input off signal dioff, and a NAND gate ND configured to receive the read write mode signal rdwt and an output signal of the inverter IV and output the clock enable signal clken.
- the clock driving unit 320 includes a NOR gate NR configured to receive the internal clock signal clk_int and the clock enable signal clken to output the write burst clock signal wt_bclk.
- the clock enable signal clken is implemented as a low enable signal.
- the clock enable unit 310 disables the clock enable signal clken to a high level. Also, when the data input off signal dioff is enabled to a high level, the clock enable unit 310 disables the clock enable signal clken. In these cases, the clock driving unit 320 disables the write burst clock signal wt_bclk irrespective of the input of the internal clock signal clk_int.
- the clock enable unit 310 enables the clock enable signal clken.
- the write burst clock signal wt_bclk outputted from the clock driving unit 320 has a form in which the internal clock signal clk_int is inverted and delayed.
- FIG. 4 is a timing diagram explaining an operation of the circuit for controlling precharge in a semiconductor memory apparatus in accordance with the embodiment of the present invention.
- FIG. 4 shows waveforms of the read write mode signal rdwt, the data input off signal dioff, and the write burst clock signal wt_bclk.
- the write burst clock signal wt_bclk toggles. However, when the data input off signal dioff is enabled, the write burst clock signal wt_bclk is disabled to a low level.
- the write burst clock signal wt_bclk is disabled irrespective of the state of the data input off signal dioff.
- the write burst clock signal wt_bclk is activated only when data input operation is actually performed.
- the waveform of the write burst clock signal wt_bclk with that shown in FIG. 1 illustrating the related art, the effect of power consumption reduction according to the present invention can be readily appreciated.
- a write burst clock signal is disabled during an interval when a data input operation is not actually performed, and thus a write precharge control unit is inactivated and unnecessary power consumption is reduced.
- a write clock driver and the write precharge control unit are each provided correspondingly to the number of memory banks, the power consumption of the semiconductor memory apparatus can be significantly reduced because the write burst clock signal is disabled at certain intervals.
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Dram (AREA)
Abstract
A circuit for controlling precharge in a semiconductor memory apparatus includes a read clock driver configured to drive an internal clock signal and generate a read burst clock signal; a read precharge control unit configured to generate a read auto precharge signal in response to the read burst clock signal, a burst end signal, and a read write mode signal; a write clock driver configured to drive the internal clock signal and generate a write burst clock signal in response to the read write mode signal and a data input off signal; a write precharge control unit configured to generate a write auto precharge signal in response to the write burst clock signal, the burst end signal, a write latency signal, and a write address combination signal; and a precharge signal generation unit configured to combine the read and write auto precharge signals and generate an auto precharge signal.
Description
1. Technical Field
Various aspects of the present disclosure generally relate to a semiconductor memory apparatus, and more particularly, to a circuit and a method for controlling precharge in a semiconductor memory apparatus.
2. Related Art
A semiconductor memory apparatus typically receives an external command and performs active and precharge operations. The semiconductor memory apparatus performs a read operation or a write operation in the active operation. In the read operation, data is outputted from memory cells, and in the write operation, data is inputted to memory cells. When one active operation is completed, charges remain in bit lines and data input/output lines on which data input and output operations have been performed. Only when these signal lines are precharged to a preset level, the next active operation can be properly performed. Therefore, the semiconductor memory apparatus has a precharge control circuit which precharges the respective signal lines between active intervals.
In a semiconductor memory apparatus, one precharge control circuit may be provided for each memory bank and is configured to generate auto precharge signals in precharge operations for read operations (hereafter referred to as “read precharge operation”) and in precharge operations for write operations (hereafter referred to as “write precharge operation”). To achieve this, the precharge control circuit may have a read precharge control unit and a write precharge control unit. The precharge control circuit generates a burst clock signal using an internal clock signal and generates a read auto precharge signal through the read precharge control unit by using the burst clock signal and burst length information in a read operation. The precharge control circuit generates a write auto precharge signal through the write precharge control unit by using the burst clock signal, the burst length information, and write latency information in a write operation. The precharge control circuit may combine the read auto precharge signal, the write auto precharge signal, and bank information to generate an auto precharge signal, and transmits the generated auto precharge signal to a corresponding memory bank.
During an interval in which the read write mode signal rdwt has a low level, that is, in the read operation mode, the write precharge control unit need not be activated. Also, the write precharge control unit need not be activated during an interval in which the data input off signal dioff is enabled since a data input operation is not actually performed during that time. As shown in the drawing, however, the burst clock signal bclk is implemented to constantly toggle and such constant toggling configuration makes the activated burst clock signal bclk resulting from such constant toggling implementation makes the write precharge control unit be activated as well.
In this way, the precharge control circuit of a related art semiconductor memory apparatus is configured such that the write precharge control unit is activated even under situations where a write operation mode is not performed, thereby increasing power consumption. In addition, since precharge control circuits are provided in a number corresponding to the number of memory banks, the increased power consumption lowers power utilization efficiency of the entire semiconductor memory apparatus. In order to reduce power consumption in a semiconductor memory apparatus, it is necessary to reduce meaningless current flow in the precharge control circuit. For this reason, a novel technical solution for reducing power consumption is needed in the art.
Accordingly, there is a need for an improved circuit and method for controlling precharge in semiconductor apparatus that may overcome one or more of the problems discussed above. Therefore, various aspects of the present invention may provide a circuit and a method for controlling precharge in a semiconductor memory apparatus which can reduce power consumption.
To attain the advantages and in accordance with the purposes of the invention, as embodied and broadly described herein, one exemplary aspect of the invention may provide a circuit for controlling precharge in a semiconductor memory apparatus comprising: a read clock driver configured to drive an internal clock signal and generate a read burst clock signal; a read precharge control unit configured to generate a read auto precharge signal in response to the read burst clock signal, a burst end signal, and a read write mode signal wherein the read write mode signal has different potential levels in a read operation mode and a write operation mode; a write clock driver configured to drive the internal clock signal and generate a write burst clock signal in response to the read write mode signal and a data input off signal; a write precharge control unit configured to generate a write auto precharge signal in response to the write burst clock signal, the burst end signal, a write latency signal, and a write address combination signal; and a precharge signal generation unit configured to combine the read auto precharge signal and the write auto precharge signal in response to a bank active signal, a command pulse signal, and a precharge delay signal and generate an auto precharge signal, wherein the write clock driver is configured to toggle the write burst clock signal when the read write mode signal indicates a write operation mode and the data input off signal is disabled.
In another aspect, a circuit for controlling precharge in a semiconductor memory apparatus may comprise a read clock driver configured to drive an internal clock signal and generate a read burst clock signal; a write clock driver configured to drive the internal clock signal and generate a write burst clock signal in response to a read write mode signal and a data input off signal; and a precharge control unit configured to generate an auto precharge signal by using the read burst clock signal in a read operation and the write burst clock signal in a write operation, wherein the write clock driver is configured to toggle the write burst clock signal when the read write mode signal indicates a write operation mode and the data input off signal is disabled.
In another aspect of the present invention, a method for controlling precharge in a semiconductor memory apparatus may comprise: a) generating a read burst clock signal by driving an internal clock signal; b) generating an auto precharge signal in a read operation by using the read burst clock signal, a bank active signal, and a burst end signal that is enabled in the form of a pulse when a time corresponding to a preset burst length passes during data input and output operations of the semiconductor memory apparatus; c) generating a write burst clock signal by driving the internal clock signal in a write operation; and d) generating the auto precharge signal using the write burst clock signal, the burst end signal, and the bank active signal, wherein the step c) is a step of toggling the write burst clock signal when a data input off signal is disabled in a write operation.
In another aspect of the present invention, a circuit for controlling precharge in a semiconductor memory apparatus may comprise a read clock driver configured to drive an internal clock signal and generate a read burst clock signal; a write clock driver configured to provide the internal clock signal as a write burst clock signal in response to a read write mode signal and a data input off signal and inactivate the write burst clock signal when the data input off signal is enabled; a read precharge control unit configured to provide a read auto precharge signal in response to the read write mode signal and the read burst clock signal; and a write precharge control unit configured to provide a write auto precharge signal in response to the read write mode signal and the write burst clock signal, wherein the write precharge control unit is inactivated in response to the inactivated write burst clock signal.
In another aspect of the present invention, a circuit for controlling precharge in a semiconductor memory apparatus may comprise a read clock driver configured to drive an internal clock signal and generate a read burst clock signal; a write clock driver configured to drive the internal clock signal and generate a write burst clock signal in response to a read write mode signal and a data input off signal, and inactivate the write burst clock signal when the data input off signal is enabled; and a precharge control unit configured to generate an auto precharge signal by using the read burst clock signal in a read operation and the write burst clock signal in a write operation.
In another aspect of the present invention, a method for controlling precharge in a semiconductor memory apparatus may comprise: a) generating a read burst clock signal by driving an internal clock signal; b) generating an auto precharge signal in a read operation by using the read burst clock signal, a bank active signal, and a burst end signal that is enabled in the form of a pulse when a time corresponding to a preset burst length passes during data input and output operations of the semiconductor memory apparatus; c) determining whether to provide the internal clock signal as a write burst clock signal that toggles in response to a data input off signal in a write operation; and d) generating the auto precharge signal using the write burst clock signal, the burst end signal, and the bank active signal.
Additional objects and advantages of the invention will be set forth in part in the description which follows, and in part will be obvious from the description, or may be learned by practice of the invention. The objects and advantages of the invention will be realized and attained by means of the elements and combinations particularly pointed out in the appended claims.
It is to be understood that both the foregoing general description and the following detailed description are exemplary and explanatory only and are not restrictive of the invention, as claimed.
The accompanying drawings, which are incorporated in and constitute a part of this specification, illustrate various aspects consistent with the invention and, together with the description, serve to explain the principles of the invention.
Reference will now be made in detail to the exemplary embodiment consistent with the present disclosure, examples of which are illustrated in the accompanying drawings. Wherever possible, the same reference characters will be used throughout the drawings to refer to the same or like parts.
Referring to FIG. 2 , a precharge control circuit in accordance with an embodiment of the present invention includes a read clock driver 10 configured to drive an internal clock signal clk_int to generate a read burst clock signal rd_bclk; a read precharge control unit 20 configured to generate a read auto precharge signal rdpcg in response to the read burst clock signal rd_bclk, a burst end signal bstend, a read write mode signal rdwt, and a reset signal rst; a write clock driver 30 configured to drive the internal clock signal clk_int to generate a write burst clock signal wt_bclk in response to the read write mode signal rdwt and a data input off signal dioff; a write precharge control unit 40 configured to generate a write auto precharge signal wtpcg in response to the write burst clock signal wt_bclk, the burst end signal bstend, the reset signal rst, a write latency signal wltc, a write address combination signal wac, and a bank address signal badd; and a precharge signal generation unit 50 configured to combine the read auto precharge signal rdpcg and the write auto precharge signal wtpcg to generate an auto precharge signal pcg in response to a bank active signal ba, a command pulse signal cmp, and a precharge delay signal pcgdly.
The internal clock signal clk_int is inputted through a buffer from the outside of a semiconductor memory apparatus and is used in various parts of the semiconductor memory apparatus. The internal clock signal clk_int is driven by the read clock driver 10 and the write clock driver 30 to respectively generate the read burst clock signal rd_bclk and the write burst clock signal wt_bclk. The read clock driver 10 has a configuration that can be easily implemented in the form of a typical clock driver.
The burst end signal bstend is used to apply a preset burst length to the precharge control circuit in data input and output operations of the semiconductor memory apparatus. When a time corresponding to the preset burst length passes, the burst end signal bstend is enabled in the form of a pulse. When the reset signal rst is enabled in the form of a pulse, the read precharge control unit 20 initializes the state of the read auto precharge signal rdpcg. Thereafter, when the read write mode signal rdwt indicates a read operation mode, the burst end signal bstend is delayed by a preset time in response to the read burst clock signal rd_bclk and is outputted as the read auto precharge signal rdpcg.
The write clock driver 30 performs an operation of driving the internal clock signal clk_int to generate a write burst clock signal wt_bclk. The write clock driver 30 is not activated when the read write mode signal rdwt indicates a read operation mode or the data input off signal dioff is enabled. The data input off signal dioff is enabled to a high level during an interval when data is not inputted to a memory bank, that is, in an all bank idle mode or a refresh mode. The write clock driver 30 is activated only when a data input operation is actually performed in a write operation mode, and allows the write burst clock signal wt_bclk to periodically toggle.
The write latency signal wltc allows the write precharge control unit 40 to operate according to a preset write latency. The write latency signal wltc is a combination of a plurality of signals and can be implemented in a manner such that only one signal is enabled depending on the length of the write latency. The write address combination signal wac is generated by combing an address indicating an all bank precharge operation or an auto precharge operation with the read write mode signal rdwt, and is enabled in an all bank precharge mode or an auto precharge mode before a write operation. The bank address signal badd indicates whether a corresponding memory bank is to be activated or not. The write precharge control unit 40 can be activated only when the bank address signal badd is enabled.
The write precharge control unit 40 delays the burst end signal bstend in response to the write burst clock signal wt_bclk after the reset signal rst is enabled and the state of the write auto precharge signal wtpcg is initialized. The write precharge control unit 40 can be implemented in the form of a shift register. The write latency signal wltc determines the number of periods the write burst clock signal wt_bclk is shifted before the burst end signal bstend is outputted as the write auto precharge signal wtpcg.
The write precharge control unit 40 performs an operation of shifting the burst end signal bstend using the write burst clock signal wt_bclk. In a read operation mode, although a write auto precharge signal wtpcg is not enabled, the shifting operation can be continuously performed in the write precharge control unit 40. Thus, when the write precharge control unit 40 performs the shifting operation in a read operation mode or during an interval when data input operations are not actually performed, unnecessary power consumption is caused. However, according to the present invention, since the write clock driver 30 is inactivated during the interval when data input operations are not actually performed and controls the write burst clock signal wt_bclk to not toggle, the write precharge control unit 40 is not activated and unnecessary power consumption of the precharge control circuit can be reduced.
The precharge signal generation unit 50 performs a logical OR operation of the read auto precharge signal rdpcg and the write auto precharge signal wtpcg. The precharge signal generation unit 50 outputs a signal generated through the logical OR operation as the auto precharge signal pcg under the control of the bank active signal ba, a command pulse signal cmp, and a precharge delay signal pcgdly. The bank active signal ba is enabled when the corresponding memory bank is in an active mode or a refresh mode. The command pulse signal cmp indicates a read operation and a write operation of the corresponding memory bank. The precharge delay signal pcgdly delays the generation of the auto precharge signal pcg until a precharge operation is actually performed after a precharge command is inputted and thereby improves the stability of the precharge operation.
The read precharge control unit 20, the write precharge control unit 40, and the precharge signal generation unit 50 can be collectively referred to as a precharge control unit 60. Here, the precharge control unit 60 generates an auto precharge signal pcg by using the read burst clock signal rd_bclk in a read operation and the write burst clock signal wt_bclk in a write operation.
Referring to FIG. 3 , the write clock driver 30 includes a clock enable unit 310 configured to combine the read write mode signal rdwt with the data input off signal dioff to generate a clock enable signal clken; and a clock driving unit 320 configured to drive the internal clock signal clk_int in response to the clock enable signal clken to generate the write burst clock signal wt_bclk.
The clock enable unit 310 includes an inverter IV configured to receive the data input off signal dioff, and a NAND gate ND configured to receive the read write mode signal rdwt and an output signal of the inverter IV and output the clock enable signal clken.
The clock driving unit 320 includes a NOR gate NR configured to receive the internal clock signal clk_int and the clock enable signal clken to output the write burst clock signal wt_bclk.
In the write clock driver 30 configured in this way, the clock enable signal clken is implemented as a low enable signal.
When the read write mode signal rdwt indicates a read operation mode at a low level, the clock enable unit 310 disables the clock enable signal clken to a high level. Also, when the data input off signal dioff is enabled to a high level, the clock enable unit 310 disables the clock enable signal clken. In these cases, the clock driving unit 320 disables the write burst clock signal wt_bclk irrespective of the input of the internal clock signal clk_int.
Conversely, when the read write mode signal rdwt indicates a write mode operation at a high level and the data input off signal dioff is disabled to a low level, the clock enable unit 310 enables the clock enable signal clken. In this case, the write burst clock signal wt_bclk outputted from the clock driving unit 320 has a form in which the internal clock signal clk_int is inverted and delayed.
As can be readily seen from the drawing, in a write operation that is, in cases where the read write burst clock signal wt_bclk is a high level, the write burst clock signal wt_bclk toggles. However, when the data input off signal dioff is enabled, the write burst clock signal wt_bclk is disabled to a low level.
In a read operation, that is, in cases where the read write mode signal rdwt is a low level, the write burst clock signal wt_bclk is disabled irrespective of the state of the data input off signal dioff.
The write burst clock signal wt_bclk is activated only when data input operation is actually performed. When comparing the waveform of the write burst clock signal wt_bclk with that shown in FIG. 1 illustrating the related art, the effect of power consumption reduction according to the present invention can be readily appreciated.
As is apparent from the above description, in a circuit and method for controlling precharge in a semiconductor memory apparatus according to the present invention, a write burst clock signal is disabled during an interval when a data input operation is not actually performed, and thus a write precharge control unit is inactivated and unnecessary power consumption is reduced. Considering that a write clock driver and the write precharge control unit are each provided correspondingly to the number of memory banks, the power consumption of the semiconductor memory apparatus can be significantly reduced because the write burst clock signal is disabled at certain intervals.
Throughout the description, including in the claims, the term “comprising a” should be understood as being synonymous with the term “comprising at least one” unless otherwise specified to the contrary.
While certain embodiment has been described above, it will be understood to those skilled in the art that the embodiment described is by way of example only. Accordingly, the circuit and method described herein should not be limited based on the described embodiment. Rather, the circuit and the method described herein should only be limited in light of the claims that follow when taken in conjunction with the above description and accompanying drawings.
Claims (33)
1. A circuit for controlling precharge in a semiconductor memory apparatus, comprising:
a read clock driver configured to drive an internal clock signal and generate a read burst clock signal;
a read precharge control unit configured to generate a read auto precharge signal in response to the read burst clock signal, a burst end signal, and a read write mode signal wherein the read write mode signal has different potential levels in a read operation mode and a write operation mode;
a write clock driver configured to drive the internal clock signal and generate a write burst clock signal in response to the read write mode signal and a data input off signal;
a write precharge control unit configured to generate a write auto precharge signal in response to the write burst clock signal, the burst end signal, a write latency signal, and a write address combination signal; and
a precharge signal generation unit configured to combine the read auto precharge signal and the write auto precharge signal and generate an auto precharge signal in response to a bank active signal, a command pulse signal, and a precharge delay signal,
wherein the write clock driver is configured to toggle the write burst clock signal when the read write mode signal indicates the write operation mode and the data input off signal is disabled.
2. The circuit according to claim 1 , wherein the internal clock signal is inputted through a buffer from outside of the semiconductor memory apparatus.
3. The circuit according to claim 1 , wherein the burst end signal is enabled in the form of a pulse when a time corresponding to a preset burst length passes in data input and output operations of the semiconductor memory apparatus.
4. The circuit according to claim 3 , wherein the read precharge control unit is configured to delay the burst end signal by a preset time in response to the read burst clock signal when the read write mode signal indicates a read operation mode, and output the delayed burst end signal as the read auto precharge signal.
5. The circuit according to claim 1 , wherein the write clock driver comprises:
a clock enable unit configured to combine the read write mode signal and the data input off signal and generate a clock enable signal; and
a clock driving unit configured to drive the internal clock signal and generate the write burst clock signal in response to the clock enable signal.
6. The circuit according to claim 3 , wherein the write latency signal comprises a combination of a plurality of signals and is implemented in a manner such that only one signal is enabled depending on the length of the write latency.
7. The circuit according to claim 5 , wherein the write precharge control unit is configured to shift the burst end signal by a time indicated by the write latency signal in response to the write burst clock signal, and output the shifted burst end signal as the write auto precharge signal.
8. The circuit according to claim 1 , wherein the bank active signal is enabled when a corresponding memory bank is in an active mode or a refresh mode, the command pulse signal indicates a read operation and a write operation of the corresponding memory bank, and the precharge delay signal delays generation of the auto precharge signal after a precharge command is inputted.
9. The circuit according to claim 8 , wherein the precharge signal generation unit is configured to perform a logical OR operation of the read auto precharge signal and the write auto precharge signal and output a signal generated through the logical OR operation as the auto precharge signal under the control of the bank active signal the command pulse signal, and the precharge delay signal.
10. A circuit for controlling precharge in a semiconductor memory apparatus, comprising:
a read clock driver configured to drive an internal clock signal and generate a read burst clock signal;
a write clock driver configured to drive the internal clock signal and generate a write burst clock signal in response to a read write mode signal and a data input off signal; and
a precharge control unit configured to generate an auto precharge signal by using the read burst clock signal in a read operation and the write burst clock signal in a write operation,
wherein the write clock driver is configured to toggle the write burst clock signal when the read write mode signal indicates a write operation mode and the data input off signal is disabled.
11. The circuit according to claim 10 , wherein the precharge control unit comprises:
a read precharge control unit configured to generate a read auto precharge signal in response to the read burst clock signal, a burst end signal, and the read write mode signal;
a write precharge control unit configured to generate a write auto precharge signal in response to the write burst clock signal, the burst end signal, a write latency signal, and a write address combination signal; and
a precharge signal generation unit configured to combine the read auto precharge signal and the write auto precharge signal and generate the auto precharge signal in response to the a bank active signal, a command pulse signal, and a precharge delay signal.
12. The circuit according to claim 11 , wherein the read precharge control unit is configured to delay the burst end signal by a preset time in response to the read burst clock signal when the read write mode signal indicates a read operation mode and output the delayed burst end signal as the read auto precharge signal.
13. The circuit according to claim 11 , wherein the write precharge control unit is configured to shift the burst end signal by a time indicated by the write latency signal in response to the write burst clock signal and output the shifted burst end signal as the write auto precharge signal.
14. The circuit according to claim 11 , wherein the precharge signal generation unit is configured to perform a logical OR operation of the read auto precharge signal and the write auto precharge signal and output a signal generated through the logical OR operation as the auto precharge signal under the control of the bank active signal, the command pulse signal, and the precharge delay signal.
15. A method for controlling precharge in a semiconductor memory apparatus comprising:
a) generating a read burst clock signal by driving an internal clock signal;
b) generating an auto precharge signal in a read operation by using the read burst clock signal, a bank active signal, and a burst end signal that is enabled in the form of a pulse when a time corresponding to a preset burst length passes during data input and output operations of the semiconductor memory apparatus;
c) generating a write burst clock signal by driving the internal clock signal in a write operation; and
d) generating the auto precharge signal using the write burst clock signal, the burst end signal, and the bank active signal,
wherein the step c) is a step of toggling the write burst clock signal when a data input off signal is disabled in a write operation.
16. The method according to claim 15 , wherein the internal clock signal is inputted through a buffer from outside of the semiconductor memory apparatus, and the bank active signal is enabled when a corresponding memory bank is in an active mode or a refresh mode.
17. The method according to claim 16 , wherein the step b) comprises the steps of:
delaying the burst end signal by a preset time in response to the read burst clock signal and outputting the delayed burst end signal as a read auto precharge signal; and
outputting the read auto precharge signal as the auto precharge signal under the control of the bank active signal.
18. The method according to claim 15 , wherein the step c) comprises the steps of:
generating a clock enable signal in response to whether the write operation is performed and the data input off signal; and
generating the write burst clock signal by driving the internal clock signal in response to the clock enable signal.
19. The method according to claim 16 , wherein the step d) comprises the steps of:
shifting the burst end signal by a time corresponding to write latency in response to the write burst clock signal and outputting the shifted burst end signal as the write auto precharge signal; and
outputting the write auto precharge signal as the auto precharge signal under the control of the bank active signal.
20. A circuit for controlling precharge in a semiconductor memory apparatus, comprising:
a read clock driver configured to drive an internal clock signal and generate a read burst clock signal;
a write clock driver configured to provide the internal clock signal as a write burst clock signal in response to a read write mode signal and a data input off signal and inactivate the write burst clock signal when the data input off signal is enabled;
a read precharge control unit configured to provide a read auto precharge signal in response to the read write mode signal, and the read burst clock signal; and
a write precharge control unit configured to provide a write auto precharge signal in response to the read write mode signal and the write burst clock signal,
wherein the write precharge control unit is inactivated in response to the inactivated write burst clock signal.
21. The circuit according to claim 20 , wherein the read precharge control unit is configured to delay a burst end signal by a preset time in response to the read burst clock signal when the read write mode signal indicates a read operation mode and output the delayed burst end signal as the read auto precharge signal.
22. The circuit according to claim 20 , wherein the write clock driver is configured to toggle the write burst clock signal when the read write mode signal indicates a write operation mode and the data input off signal is disabled.
23. The circuit according to claim 22 , wherein the write clock driver comprises:
a clock enable unit configured to combine the read write mode signal and the data input off signal and generate a clock enable signal; and
a clock driving unit configured to drive the internal clock signal in response to the clock enable signal and generate the write burst clock signal.
24. The circuit according to claim 20 , wherein the write precharge control unit is configured to shift the burst end signal by a time indicated by a write latency signal in response to the write burst clock signal and output the shifted burst end signal as the write auto precharge signal.
25. A circuit for controlling precharge in a semiconductor memory apparatus, comprising:
a read clock driver configured to drive an internal clock signal and generate a read burst clock signal;
a write clock driver configured to drive the internal clock signal in response to a read write mode signal and a data input off signal and generate a write burst clock signal, and inactivate the write burst clock signal when the data input off signal is enabled; and
precharge control unit configured to generate an auto precharge signal by using the read burst clock signal in a read operation and the write burst clock signal in a write operation.
26. The circuit according to claim 25 , wherein the write clock driver is configured to toggle the write burst clock signal when the read write mode signal indicates a write operation mode and the data input off signal is disabled.
27. The circuit according to claim 25 , wherein the precharge control unit comprises:
a read precharge control unit configured to generate a read auto precharge signal in response to the read burst clock signal, a burst end signal, and the read write mode signal;
a write precharge control unit configured to generate a write auto precharge signal in response to the write burst clock signal, the burst end signal, a write latency signal, and a write address combination signal; and
a precharge signal generation unit configured to combine the read auto precharge signal and the write auto precharge signal and generate the auto precharge signal in response to the a bank active signal, a command pulse signal, and a precharge delay signal.
28. The circuit according to claim 27 , wherein the read precharge control unit is configured to delay the burst end signal by a preset time in response to the read burst clock signal when the read write mode signal indicates a read operation mode, and output the delayed burst end signal as the read auto precharge signal.
29. The circuit according to claim 27 , wherein the write precharge control unit is configured to shift the burst end signal by a time indicated by the write latency signal in response to the write burst clock signal and output the shifted burst end signal as the write auto precharge signal.
30. The circuit according to claim 27 , wherein the precharge signal generation unit is configured to perform a logical OR operation of the read auto precharge signal and the write auto precharge signal and output a signal generated through the logical OR operation as the auto precharge signal under the control of the bank active signal, the command pulse signal, and the precharge delay signal.
31. A method for controlling precharge in a semiconductor memory apparatus, comprising the steps of:
a) generating a read burst clock signal by driving an internal clock signal;
b) generating an auto precharge signal in a read operation by using the read burst clock signal, a bank active signal, and a burst end signal that is enabled in the form of a pulse when a time corresponding to a preset burst length passes during data input and output operations of the semiconductor memory apparatus;
c) determining whether to provide the internal clock signal as a write burst clock signal that toggles in response to a data input off signal in a write operation; and
d) generating the auto precharge signal using the write burst clock signal, the burst end signal, and the bank active signal.
32. The method according to claim 31 , wherein the step c) inactivates the write burst clock signal when the data input off signal is enabled in the write operation.
33. The method according to claim 32 , wherein the step c) comprises the steps of:
generating a clock enable signal in response to whether the write operation is performed and the data input off signal; and
generating the write burst clock signal by driving the internal clock signal in response to the clock enable signal.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US12/650,536 US8040747B2 (en) | 2009-12-30 | 2009-12-30 | Circuit and method for controlling precharge in semiconductor memory apparatus |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US12/650,536 US8040747B2 (en) | 2009-12-30 | 2009-12-30 | Circuit and method for controlling precharge in semiconductor memory apparatus |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| US20110158020A1 US20110158020A1 (en) | 2011-06-30 |
| US8040747B2 true US8040747B2 (en) | 2011-10-18 |
Family
ID=44187416
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| US12/650,536 Expired - Fee Related US8040747B2 (en) | 2009-12-30 | 2009-12-30 | Circuit and method for controlling precharge in semiconductor memory apparatus |
Country Status (1)
| Country | Link |
|---|---|
| US (1) | US8040747B2 (en) |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20100329041A1 (en) * | 2009-06-30 | 2010-12-30 | Young-Soo Sohn | Semiconductor memory device having power-saving effect |
| US20110126039A1 (en) * | 2009-11-20 | 2011-05-26 | Si-Hong Kim | Memory controller with reduced power consumption, memory device, and memory system |
Families Citing this family (9)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US9007855B2 (en) | 2012-12-24 | 2015-04-14 | Arm Limited | Data signal receiver and method of calibrating a data signal receiver |
| US9213359B2 (en) | 2012-12-24 | 2015-12-15 | Arm Limited | Interface for controlling the phase alignment of clock signals for a recipient device |
| US9042188B2 (en) * | 2013-04-01 | 2015-05-26 | Arm Limited | Memory controller and method of calibrating a memory controller |
| US9105327B2 (en) | 2013-04-12 | 2015-08-11 | Arm Limited | Memory controller using a data strobe signal and method of calibrating data strobe signal in a memory controller |
| US10163474B2 (en) * | 2016-09-22 | 2018-12-25 | Qualcomm Incorporated | Apparatus and method of clock shaping for memory |
| KR102636444B1 (en) * | 2016-10-04 | 2024-02-15 | 에스케이하이닉스 주식회사 | Precharge control device and system including the same |
| KR20180049502A (en) | 2016-11-03 | 2018-05-11 | 삼성전자주식회사 | Semiconductor memory devices and methods of operating semiconductor memory devices |
| KR102671077B1 (en) * | 2018-11-15 | 2024-06-03 | 에스케이하이닉스 주식회사 | Semiconductor device |
| KR102576767B1 (en) * | 2018-12-03 | 2023-09-12 | 에스케이하이닉스 주식회사 | Semiconductor device |
Citations (9)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5748560A (en) * | 1995-12-25 | 1998-05-05 | Mitsubishi Denki Kabushiki Kaisha | Synchronous semiconductor memory device with auto precharge operation easily controlled |
| US5828612A (en) | 1997-10-27 | 1998-10-27 | Motorola, Inc. | Method and circuit for controlling a precharge cycle of a memory device |
| JPH10302475A (en) | 1997-04-25 | 1998-11-13 | Nec Corp | Memory control device |
| US6337832B1 (en) * | 1998-06-10 | 2002-01-08 | Mitsubishi Denki Kabushiki Kaisha | Operable synchronous semiconductor memory device switching between single data rate mode and double data rate mode |
| US6343040B2 (en) | 2000-02-24 | 2002-01-29 | Samsung Electronics Co., Ltd. | Auto precharge control signal generating circuits for semiconductor memory devices and auto precharge control methods |
| US7057950B2 (en) | 2002-12-20 | 2006-06-06 | Samsung Electronics Co., Ltd. | Semiconductor memory devices with delayed auto-precharge function and associated methods of auto-precharging semiconductor memory devices |
| US7057951B2 (en) | 2003-10-31 | 2006-06-06 | Hynix Semiconductor Inc. | Semiconductor memory device for controlling write recovery time |
| JP2007141439A (en) | 2005-11-19 | 2007-06-07 | Samsung Electronics Co Ltd | Latency control circuit and method thereof, and auto-precharge control circuit and method thereof |
| US7355912B2 (en) | 2002-04-01 | 2008-04-08 | Samsung Electronics, Co,, Ltd. | Auto-precharge control circuit in semiconductor memory and method thereof |
-
2009
- 2009-12-30 US US12/650,536 patent/US8040747B2/en not_active Expired - Fee Related
Patent Citations (11)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5748560A (en) * | 1995-12-25 | 1998-05-05 | Mitsubishi Denki Kabushiki Kaisha | Synchronous semiconductor memory device with auto precharge operation easily controlled |
| JPH10302475A (en) | 1997-04-25 | 1998-11-13 | Nec Corp | Memory control device |
| US5828612A (en) | 1997-10-27 | 1998-10-27 | Motorola, Inc. | Method and circuit for controlling a precharge cycle of a memory device |
| US6337832B1 (en) * | 1998-06-10 | 2002-01-08 | Mitsubishi Denki Kabushiki Kaisha | Operable synchronous semiconductor memory device switching between single data rate mode and double data rate mode |
| US6343040B2 (en) | 2000-02-24 | 2002-01-29 | Samsung Electronics Co., Ltd. | Auto precharge control signal generating circuits for semiconductor memory devices and auto precharge control methods |
| US7355912B2 (en) | 2002-04-01 | 2008-04-08 | Samsung Electronics, Co,, Ltd. | Auto-precharge control circuit in semiconductor memory and method thereof |
| US20080205175A1 (en) | 2002-04-01 | 2008-08-28 | Sang-Kyun Park | Auto-precharge control circuit in semiconductor memory and method thereof |
| US7057950B2 (en) | 2002-12-20 | 2006-06-06 | Samsung Electronics Co., Ltd. | Semiconductor memory devices with delayed auto-precharge function and associated methods of auto-precharging semiconductor memory devices |
| US7057951B2 (en) | 2003-10-31 | 2006-06-06 | Hynix Semiconductor Inc. | Semiconductor memory device for controlling write recovery time |
| JP2007141439A (en) | 2005-11-19 | 2007-06-07 | Samsung Electronics Co Ltd | Latency control circuit and method thereof, and auto-precharge control circuit and method thereof |
| US7609584B2 (en) | 2005-11-19 | 2009-10-27 | Samsung Electronics Co., Ltd. | Latency control circuit and method thereof and an auto-precharge control circuit and method thereof |
Cited By (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20100329041A1 (en) * | 2009-06-30 | 2010-12-30 | Young-Soo Sohn | Semiconductor memory device having power-saving effect |
| US8254201B2 (en) * | 2009-06-30 | 2012-08-28 | Samsung Electronics Co., Ltd. | Semiconductor memory device having power-saving effect |
| US20110126039A1 (en) * | 2009-11-20 | 2011-05-26 | Si-Hong Kim | Memory controller with reduced power consumption, memory device, and memory system |
| US8811111B2 (en) * | 2009-11-20 | 2014-08-19 | Samsung Electronics Co., Ltd. | Memory controller with reduced power consumption, memory device, and memory system |
Also Published As
| Publication number | Publication date |
|---|---|
| US20110158020A1 (en) | 2011-06-30 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US8040747B2 (en) | Circuit and method for controlling precharge in semiconductor memory apparatus | |
| US20050185497A1 (en) | Semiconductor memory device | |
| US7675798B2 (en) | Sense amplifier control circuit and semiconductor device using the same | |
| KR100920843B1 (en) | Auto refresh operation control circuit of semiconductor memory apparatus | |
| US8441879B2 (en) | Semiconductor memory device requiring refresh operation | |
| US8358161B2 (en) | Buffer enable signal generating circuit and input circuit using the same | |
| JP3725715B2 (en) | Clock synchronization system | |
| US7760581B2 (en) | Active driver control circuit for semiconductor memory apparatus | |
| US7760557B2 (en) | Buffer control circuit of memory device | |
| KR100940850B1 (en) | Circuit and method of controlling precharge in semiconductor memory apparatus | |
| US20090161456A1 (en) | Semiconductor memory device which delays refreshment signal for performing self-refreshment | |
| US20100085819A1 (en) | Burst length control circuit and semiconductor memory device using the same | |
| US8462567B2 (en) | Asynchronous semiconductor memory capable of preventing coupling noise | |
| CN113764013B (en) | Apparatus for adjusting level of activation voltage supplied in refresh operation | |
| KR100945818B1 (en) | Circuit and Method of Controlling Precharge in Semiconductor Memory Apparatus | |
| US8797814B2 (en) | Multi-test apparatus and method for testing a plurailty of semiconductor chips | |
| US7869289B2 (en) | Semiconductor device having transmission control circuit | |
| US7688647B2 (en) | Semiconductor memory device with high voltage generator | |
| KR20080043561A (en) | Semiconductor memory apparatus | |
| KR200252132Y1 (en) | multi-bit DQ buffer of semiconductor device | |
| KR101004667B1 (en) | Internal source voltage generator and generation method thereof | |
| US9384798B2 (en) | Semiconductor memory device | |
| KR100604879B1 (en) | Semiconductor device for decreasing data skew | |
| US7885126B2 (en) | Apparatus for controlling activation of semiconductor integrated circuit | |
| US10147476B2 (en) | Semiconductor device, semiconductor system with the semiconductor device and method of driving the semiconductor system capable of performing refresh operations in units of groups of semiconductor devices |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| AS | Assignment |
Owner name: HYNIX SEMICONDUCTOR INC., KOREA, REPUBLIC OF Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:HWANG, JEONG TAE;REEL/FRAME:023726/0399 Effective date: 20091210 |
|
| FEPP | Fee payment procedure |
Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
| ZAAA | Notice of allowance and fees due |
Free format text: ORIGINAL CODE: NOA |
|
| ZAAB | Notice of allowance mailed |
Free format text: ORIGINAL CODE: MN/=. |
|
| STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
| FEPP | Fee payment procedure |
Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Free format text: PAYER NUMBER DE-ASSIGNED (ORIGINAL EVENT CODE: RMPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
| FPAY | Fee payment |
Year of fee payment: 4 |
|
| MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 8TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1552); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 8 |
|
| FEPP | Fee payment procedure |
Free format text: MAINTENANCE FEE REMINDER MAILED (ORIGINAL EVENT CODE: REM.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
| LAPS | Lapse for failure to pay maintenance fees |
Free format text: PATENT EXPIRED FOR FAILURE TO PAY MAINTENANCE FEES (ORIGINAL EVENT CODE: EXP.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
| STCH | Information on status: patent discontinuation |
Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362 |
|
| FP | Lapsed due to failure to pay maintenance fee |
Effective date: 20231018 |