US8022758B2 - Impedance matching circuit and method thereof - Google Patents
Impedance matching circuit and method thereof Download PDFInfo
- Publication number
- US8022758B2 US8022758B2 US12/683,386 US68338610A US8022758B2 US 8022758 B2 US8022758 B2 US 8022758B2 US 68338610 A US68338610 A US 68338610A US 8022758 B2 US8022758 B2 US 8022758B2
- Authority
- US
- United States
- Prior art keywords
- switch
- circuit
- trimming
- input
- resistor
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active, expires
Links
Images
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F1/00—Details of amplifiers with only discharge tubes, only semiconductor devices or only unspecified devices as amplifying elements
- H03F1/56—Modifications of input or output impedances, not otherwise provided for
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F3/00—Amplifiers with only discharge tubes or only semiconductor devices as amplifying elements
- H03F3/45—Differential amplifiers
- H03F3/45071—Differential amplifiers with semiconductor devices only
- H03F3/45076—Differential amplifiers with semiconductor devices only characterised by the way of implementation of the active amplifying circuit in the differential amplifier
- H03F3/45475—Differential amplifiers with semiconductor devices only characterised by the way of implementation of the active amplifying circuit in the differential amplifier using IC blocks as the active amplifying circuit
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F2200/00—Indexing scheme relating to amplifiers
- H03F2200/387—A circuit being added at the output of an amplifier to adapt the output impedance of the amplifier
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F2203/00—Indexing scheme relating to amplifiers with only discharge tubes or only semiconductor devices as amplifying elements covered by H03F3/00
- H03F2203/45—Indexing scheme relating to differential amplifiers
- H03F2203/45048—Calibrating and standardising a dif amp
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F2203/00—Indexing scheme relating to amplifiers with only discharge tubes or only semiconductor devices as amplifying elements covered by H03F3/00
- H03F2203/45—Indexing scheme relating to differential amplifiers
- H03F2203/45138—Two or more differential amplifiers in IC-block form are combined, e.g. measuring amplifiers
Definitions
- Exemplary embodiments of the present invention relate to a semiconductor product and method thereof, and more particularly, to a trimming circuit in a communications system.
- Impedance matching may involve attempts to make an output impedance of a source, such as a power amplifier (PA) of a communications system, and an input impedance of a load, such as an antenna or a wired communications medium, attain a desired relationship so that maximum power transfer, maximum voltage transfer, maximum efficiency, minimum signal reflections, and so forth, are achieved.
- a source such as a power amplifier (PA) of a communications system
- PA power amplifier
- a load such as an antenna or a wired communications medium
- termination resistors there are various devices, for example, termination resistors, transformers, inductors and capacitors or combination of them, that may be used between power source and load that perform impedance matching.
- termination resistors may reside outside the semiconductor device or may be integrated into the circuit boards to lower the cost.
- a trimming circuit is by far the most common technique to more precisely match source impedance to load impedance.
- FIG. 1 is a schematic diagram of a conventional impedance matching circuit 100 utilizing a trimming circuit.
- the circuit 100 includes an amplifier circuit 102 and a trimming circuit 104 .
- the trimming circuit 104 includes a termination resistor R S0 and a plurality of trimming resistors R S1 , R S2 . . . R SN in parallel.
- the trimming resistors are coupled to respective metal-oxide-semiconductor (MOS) transistors S 1 , S 2 , . . . S N used as switches in series.
- MOS metal-oxide-semiconductor
- the trimming resistor R SN is coupled to the MOS transistor S N in series.
- the MOS transistors may transfer the nonlinearities through the trimming resistors to the load, and hence cause distortions of the input signals which may degrade the linearity of the output signal Vout.
- a circuit for correcting the linearity of the output signal comprises an amplifier circuit and a trimming circuit coupled to the amplifier output.
- the amplifier circuit includes an operational amplifier.
- the operational amplifier has a first input configured to receive input signals, and a second input and an amplifier output. One of the first input or the second input is a negative input.
- the trimming circuit includes a termination resistor coupled in parallel with at least one trimming resistor. The termination resistor is coupled to a first switch in series, and the trimming resistor is coupled to a second switch in series. The amplifier output is connected back to the negative input through the first switch.
- a circuit for correcting the linearity of the output signal comprises an amplifier circuit and a trimming circuit coupled to the amplifier output.
- the amplifier circuit includes an operational amplifier.
- the operational amplifier has a first input configured to receive input signals, and a second input and an amplifier output. One of the first input or the second input is a negative input.
- the trimming circuit includes a termination resistor coupled in parallel with at least one trimming resistor.
- the termination resistor is coupled to a first switch in series, and the trimming resistor is coupled to a second switch in series, such that a ratio of a resistance of the first switch to a resistance of the second switch approximately equals a ratio of a resistance of the termination resistor to a resistance of the trimming resistor.
- a method for correcting the linearity of the output signal comprises providing an operational amplifier, the operational amplifier having a first input configured to receive input signals, and the operational amplifier also having a second input and an amplifier output. One of the first input or the second input is a negative input.
- the method further comprises providing a trimming circuit coupled to the amplifier output.
- the trimming circuit includes a termination resistor coupled in parallel with at least one trimming resistor.
- the method further comprises providing a first switch coupled to the termination resistor in series, and a second switch coupled to the at least one trimming resistor in series, such that a ratio of a resistance of the first switch to a resistance of the second switch approximately equals a ratio of a resistance of the termination resistor to a resistance of the trimming resistor.
- the amplifier output is connected back to the negative input through the first switch.
- FIG. 1 is a circuit diagram of a conventional circuit having a trimming circuit
- FIG. 2A is a circuit diagram according one exemplary embodiment of the present invention.
- FIG. 2B is a circuit diagram according one exemplary embodiment of the present invention.
- FIG. 3 is I-V characteristics curves of a MOS transistor
- FIG. 4 is a circuit diagram according to one exemplary embodiment of the present invention as implemented in an Ethernet system.
- FIG. 2A is a circuit diagram according to one exemplary embodiment of the present invention (“exemplary” as used herein referring to “serving as an example, instance or illustration”).
- a circuit 200 comprises an amplifier circuit 202 and a trimming circuit 204 .
- the amplifier circuit 202 includes an operational amplifier 206 having a first (e.g., positive) input 208 for receiving input signals, a second (e.g., negative) input 210 and an amplifier output 212 .
- the input signals can be either voltage source or current source.
- the first input 208 is coupled to a voltage source V in .
- the output of the operational amplifier 206 is also in the form of a voltage V p .
- the trimming circuit 204 is coupled between the amplifier output 212 and a load impedance R load .
- the operational amplifier 206 may be a non-inverting operational amplifier, an inverting operational amplifier or other circuits comprising two inputs and one output where one input is configured to receive the input signals and the output is coupled back to one of the two inputs.
- the operational amplifier 206 is a non-inverting operational amplifier where the input signal is a positive signal received by the first input 208 .
- the operational amplifier 206 is an inverting operational amplifier where the input signal is received by the second input 210 .
- the amplifier output 212 is coupled to the negative input which is the second input 210 as shown in FIG. 2A and FIG. 2B .
- the description below describes the operation of circuit illustrated in FIG. 2A .
- the circuit in FIG. 2B operates in a similar way in terms of correcting the linearity of the output signals Vout.
- the trimming circuit 204 includes a termination resistor R S0 coupled in parallel with at least one trimming resistor, for example, a trimming resistor R S1 .
- the termination resistor R S0 is coupled to a first switch S 0 in series.
- the trimming resistor R S1 is coupled to a second switch S 1 in series. More generally, if there are a plurality of trimming resistors R S1 , R S2 . . . R SN coupled in parallel between the amplifier output 212 and the load impedance R load , each trimming resistor may be coupled in series to a respective second switch.
- trimming resistors R S1 , R S2 . . . R SN may be coupled in series to respective second switches S 1 , S 2 . . . S N .
- the amplifier output 212 is connected back to the negative input 210 through the first switch S 0 and a feedback circuit (not numbered).
- the feedback circuit may be formed by a feedback resistor R f and an input resistor R g .
- One end of the feedback resistor R f is coupled to a terminal of the first switch S 0 opposite the terminal of the first switch S 0 to which the amplifier output 212 is coupled.
- the other end of the feedback resistor R f is coupled to the negative input 210 of the amplifier 206 .
- the negative input 210 is also coupled to virtual ground through the input resistor R g .
- the first switch S 0 may be the same type as the second switches S 1 , S 2 . . . S N .
- both of the first switch S 0 and the second switch S 1 may be voltage-controlled switches.
- the first switch S 0 and the second switch S 1 may be MOS transistors, which consist of three terminals, namely a source, drain and gate.
- each of the first switch S 0 and the second switch S 1 may be a transmission gate comprising a pair of complementary MOS transistors. Operation modes of MOS transistors depend on the terminal voltages V S , V D , and V G at the source, drain and gate, respectively.
- V GS When gate-to-source voltage V GS is greater than threshold voltage V T , a channel may be formed between the source and the drain. When the channel is pinched off near the drain, i.e., V GS >(V GS ⁇ V T ), the MOS transistor may be completely or near-completely conducted, and the current I DS flowing in the channel may be saturate or near saturate.
- the saturate current I DS may be calculated with the I-V characteristics formula:
- the sizes of the first switch S 0 and the second switch S 1 may be pre-determined in accordance with the following:
- R on_S ⁇ ⁇ 1 R on_S ⁇ ⁇ 0 R S ⁇ ⁇ 1 R S ⁇ ⁇ 0 . If a variable c is defined as
- a voltage V A at node A can be calculated as a function of the on-resistance of the first switch as follows:
- V A ( R S ⁇ ⁇ 0 R on_S ⁇ ⁇ 0 + R S ⁇ ⁇ 0 ) ⁇ V p + ( R on_S ⁇ ⁇ 0 R on_S ⁇ ⁇ 0 + R S ⁇ ⁇ 0 ) ⁇ V outp Equation ⁇ ⁇ ( 1 )
- V p is the output voltage of the operational amplifier 206
- V outp is the voltage at a node 222 .
- voltage V B at node B can be calculated as follows:
- V B ( R S ⁇ ⁇ 1 R on_S ⁇ ⁇ 1 + R S ⁇ ⁇ 1 ) ⁇ V p + ( R on_S ⁇ ⁇ 1 R on_S ⁇ ⁇ 1 + R S ⁇ ⁇ 1 ) ⁇ V outp Equation ⁇ ⁇ ( 2 )
- R S1 with c ⁇ R S0 and R on — S1 with c ⁇ R on — S0 in equation (2)
- voltage V A at the node A may equal or approximately equal voltage V B at the node B. Because negative feedback may improve the linearity of amplifiers, mismatch effects on the trimming circuit 204 caused by the nonlinearity of the first switch S 0 may be reduced or eliminated by connecting the amplifier output 212 back to the negative input 210 through the first switch S 0 . As the result, a current I A flowing through the termination resistor R S0 may be approximately a linear current. V A at the node A may be therefore viewed as a linear voltage.
- V A may equal V B
- the second switch S 1 may be considered as a part of the feedback circuit, the effect on the trimming circuit 202 caused by the nonlinearity of the second switch S 1 may be accordingly canceled.
- V B at node B may also be viewed as a linear voltage, and a current I B flowing through the trimming resistor R S1 may be a linear current.
- the total resistance of the trimming circuit 204 may equal or approximately equal to R S0 //R S1 and may not be affected by the nonlinearities of the first switch S 0 and the second switch S 1 .
- Current I LD following through the load impedance R load may be approximately the sum of the current I A and the current I B , which may be a linear current in the same manner as I A and I B .
- the voltage across the load impedance R load may be a linear voltage.
- FIG. 4 is a circuit diagram according to one exemplary embodiment of the present invention as implemented in an Ethernet system.
- a circuit 400 comprises an amplifier circuit 402 including two operational amplifiers 406 A and 406 B.
- the amplifier circuit 402 can provide either voltage source or current source.
- the positive input of each of the operational amplifiers 406 A and 406 B is coupled to a voltage source V in .
- Negative inputs of the two operational amplifiers 406 A and 406 B are connected via an input resistor R g .
- the circuit 400 further comprises a first trimming circuit 404 A coupled between the output of the operational amplifier 406 A and a first terminal (shown as “txp”) of a load impedance (not numbered), and a second trimming circuit 404 B coupled between the output of the operational amplifier 406 B and a second, different terminal (shown as “txn”) of the load impedance.
- the first trimming circuit 404 A is in parallel with the second trimming circuit 404 B.
- Each of the trimming circuits 404 A and 404 B includes a termination resistor R S0 coupled in parallel with at least one trimming resistor.
- each trimming circuit includes two trimming resistors, R S1 and R S2 .
- Each termination resistor R S0 is coupled to a respective first switch S 0 (S 0A , S 0B ) in series, and each trimming resistor is coupled to a respective second switch in series.
- the trimming resistor R S1 is coupled to the second switch S 1 (S 1A , S 1B ) in series
- the trimming resistor R s2 is coupled to the second switch S 2 (S 2A , S 2B ) in series.
- the circuit 400 further comprises an impedance trimming controller 407 to control ON or OFF of the second switches S 1 and S 2 , which are coupled to the respective trimming resistors in series.
- the first switches S 0 coupled in series to the termination resistors R s0 may be kept in a conducting state.
- the output of the operational amplifier 406 A may be connected back to its negative input through the first switch S 0A .
- the impedance trimming controller 407 may be configured to change the status of the second switches S 1 to implement the impedance requirement. For example, if a 50 ⁇ impedance is required by the system, the second switch S 1A of the trimming circuit 404 A may be turned on. As the result, the total resistance of the trimming circuit 404 A may be
- Exemplary embodiments of the present invention also include a method for reducing impedance mismatches in a communications system.
- the method may be implemented in an Ethernet system.
- the method may include providing an operational amplifier having a positive input configured to receive input signals, and that also has a negative input and an amplifier output.
- the method may further include providing a trimming circuit coupled to the amplifier output.
- the trimming circuit includes a termination resistor coupled in parallel with at least one trimming resistor.
- the method may also provide a first switch coupled to the termination resistor in series and a second switch coupled to the trimming resistor such that a ratio of the first switch resistance to the second switch resistance approximately equals a ratio of the termination resistor resistance to the trimming resistor resistance.
- the amplifier output may be connected back to the negative input through the first switch.
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Amplifiers (AREA)
Abstract
Description
where μ is the mobility, Cox is the capacitance per unit area of the gate, and W and L are the width and length of the channel. The I-V characteristics curves of a MOS transistor according to one exemplary embodiment are shown in
As the result, the on-resistance Ron
If a variable c is defined as
the following relationships may be obtained: Ron
where Vp is the output voltage of the
Then, by replacing RS1 with c·RS0 and Ron
or 50Ω.
Claims (18)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US12/683,386 US8022758B2 (en) | 2010-01-06 | 2010-01-06 | Impedance matching circuit and method thereof |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US12/683,386 US8022758B2 (en) | 2010-01-06 | 2010-01-06 | Impedance matching circuit and method thereof |
Publications (2)
Publication Number | Publication Date |
---|---|
US20110163807A1 US20110163807A1 (en) | 2011-07-07 |
US8022758B2 true US8022758B2 (en) | 2011-09-20 |
Family
ID=44224371
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/683,386 Active 2030-01-10 US8022758B2 (en) | 2010-01-06 | 2010-01-06 | Impedance matching circuit and method thereof |
Country Status (1)
Country | Link |
---|---|
US (1) | US8022758B2 (en) |
Families Citing this family (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP2530864A1 (en) * | 2011-06-03 | 2012-12-05 | TELEFONAKTIEBOLAGET LM ERICSSON (publ) | Apparatus and Method for Power Saving |
WO2017179301A1 (en) * | 2016-04-13 | 2017-10-19 | 株式会社ソシオネクスト | Reference voltage stabilizing circuit and integrated circuit provided with same |
CN110380692B (en) * | 2019-06-28 | 2020-11-24 | 上海类比半导体技术有限公司 | Trimming circuit of differential amplifier |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4354159A (en) * | 1981-02-02 | 1982-10-12 | Rockwell International Corporation | Prescription attenuator having cascaded L-pad sections |
US7368987B2 (en) * | 2005-09-30 | 2008-05-06 | National Semiconductor Germany Ag | Circuit configuration having a feedback operational amplifier |
US7423482B2 (en) * | 2005-09-30 | 2008-09-09 | National Semiconductor Germany Ag | Circuit configuration having a feedback operational amplifier |
-
2010
- 2010-01-06 US US12/683,386 patent/US8022758B2/en active Active
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4354159A (en) * | 1981-02-02 | 1982-10-12 | Rockwell International Corporation | Prescription attenuator having cascaded L-pad sections |
US7368987B2 (en) * | 2005-09-30 | 2008-05-06 | National Semiconductor Germany Ag | Circuit configuration having a feedback operational amplifier |
US7423482B2 (en) * | 2005-09-30 | 2008-09-09 | National Semiconductor Germany Ag | Circuit configuration having a feedback operational amplifier |
Also Published As
Publication number | Publication date |
---|---|
US20110163807A1 (en) | 2011-07-07 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US8288895B2 (en) | High-power tunable capacitor | |
US7403071B2 (en) | High linearity and low noise amplifier with continuously variable gain control | |
US7633337B2 (en) | Feedback-type variable gain amplifier and method of controlling the same | |
US8466749B2 (en) | Variable gain amplifier | |
US8410846B2 (en) | Variable gain amplifier | |
US20220390493A1 (en) | Power Detector with Wide Dynamic Range | |
US20080169847A1 (en) | Driver and driver/receiver system | |
US8022764B2 (en) | Differential amplifier | |
US8022758B2 (en) | Impedance matching circuit and method thereof | |
US9246459B2 (en) | Variable gain amplifier | |
US9252726B2 (en) | Dual path operational amplifier | |
US20180337646A1 (en) | Operational amplifier circuit using variable bias control | |
US7847585B2 (en) | Source follower with active inductance as a load | |
US9143185B2 (en) | Transmit-receive switching circuit and wireless device | |
US10998864B1 (en) | Non-linearity correction | |
US7196555B2 (en) | Apparatus and method for voltage conversion | |
US8289080B2 (en) | Current-mode amplifier | |
US8665015B1 (en) | Power amplifier circuit | |
CN102035478B (en) | Frequency compensation circuit applicable to high speed integrated amplifier | |
US8283980B2 (en) | Amplifier circuit | |
US11223328B2 (en) | Dual-mode signal amplifying circuit of signal receiver | |
US8692617B2 (en) | Balanced-input current-sensing differential amplifier | |
CN109787567B (en) | Dual-mode signal amplifying circuit for signal receiver | |
US20230170848A1 (en) | Amplifier | |
CN108259012B (en) | Power amplifier of broadband power line |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: TRENDCHIP TECHNOLOGIES CORP., TAIWAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:LI, HSIN-HSIEN;LIN, CHIN-CHUN;HSIEH, TSUNG-HSIEN;AND OTHERS;REEL/FRAME:023744/0821 Effective date: 20091230 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
AS | Assignment |
Owner name: RALINK TECHNOLOGY CORPORATION, TAIWAN Free format text: MERGER;ASSIGNOR:TRENDCHIP TECHNOLOGIES CORP.;REEL/FRAME:029300/0303 Effective date: 20101214 |
|
FEPP | Fee payment procedure |
Free format text: PAT HOLDER NO LONGER CLAIMS SMALL ENTITY STATUS, ENTITY STATUS SET TO UNDISCOUNTED (ORIGINAL EVENT CODE: STOL); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
AS | Assignment |
Owner name: MEDIATEK INC., TAIWAN Free format text: MERGER;ASSIGNOR:RALINK TECHNOLOGY CORP.;REEL/FRAME:033067/0138 Effective date: 20140523 |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 8TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1552); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 8 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 12TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1553); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 12 |