US7903075B2 - Image display apparatus - Google Patents
Image display apparatus Download PDFInfo
- Publication number
- US7903075B2 US7903075B2 US11/328,306 US32830606A US7903075B2 US 7903075 B2 US7903075 B2 US 7903075B2 US 32830606 A US32830606 A US 32830606A US 7903075 B2 US7903075 B2 US 7903075B2
- Authority
- US
- United States
- Prior art keywords
- memory
- data
- circuit
- image display
- display apparatus
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active, expires
Links
- 239000003990 capacitor Substances 0.000 claims abstract description 41
- 239000004973 liquid crystal related substance Substances 0.000 claims description 27
- 238000006243 chemical reaction Methods 0.000 claims description 21
- 239000002184 metal Substances 0.000 abstract description 9
- 239000000758 substrate Substances 0.000 abstract description 9
- 238000005516 engineering process Methods 0.000 description 20
- 238000010586 diagram Methods 0.000 description 16
- 101150002381 ckb-1 gene Proteins 0.000 description 6
- 101150061474 ckb-2 gene Proteins 0.000 description 6
- 239000010410 layer Substances 0.000 description 6
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 6
- 230000000694 effects Effects 0.000 description 3
- 239000000470 constituent Substances 0.000 description 2
- 230000007274 generation of a signal involved in cell-cell signaling Effects 0.000 description 2
- 239000011159 matrix material Substances 0.000 description 2
- 230000003287 optical effect Effects 0.000 description 2
- 238000002360 preparation method Methods 0.000 description 2
- 238000005070 sampling Methods 0.000 description 2
- 239000004065 semiconductor Substances 0.000 description 2
- 239000010409 thin film Substances 0.000 description 2
- 230000000903 blocking effect Effects 0.000 description 1
- 238000005401 electroluminescence Methods 0.000 description 1
- 239000011521 glass Substances 0.000 description 1
- 239000011229 interlayer Substances 0.000 description 1
- 238000004020 luminiscence type Methods 0.000 description 1
- 239000000463 material Substances 0.000 description 1
- 230000013011 mating Effects 0.000 description 1
- 229910044991 metal oxide Inorganic materials 0.000 description 1
- 150000004706 metal oxides Chemical class 0.000 description 1
- 238000000034 method Methods 0.000 description 1
- 230000002093 peripheral effect Effects 0.000 description 1
- 229920000642 polymer Polymers 0.000 description 1
Images
Classifications
-
- E—FIXED CONSTRUCTIONS
- E06—DOORS, WINDOWS, SHUTTERS, OR ROLLER BLINDS IN GENERAL; LADDERS
- E06B—FIXED OR MOVABLE CLOSURES FOR OPENINGS IN BUILDINGS, VEHICLES, FENCES OR LIKE ENCLOSURES IN GENERAL, e.g. DOORS, WINDOWS, BLINDS, GATES
- E06B9/00—Screening or protective devices for wall or similar openings, with or without operating or securing mechanisms; Closures of similar construction
- E06B9/52—Devices affording protection against insects, e.g. fly screens; Mesh windows for other purposes
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
- G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
- G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
- G09G3/3611—Control of matrices with row and column drivers
- G09G3/3685—Details of drivers for data electrodes
- G09G3/3688—Details of drivers for data electrodes suitable for active matrices only
-
- E—FIXED CONSTRUCTIONS
- E06—DOORS, WINDOWS, SHUTTERS, OR ROLLER BLINDS IN GENERAL; LADDERS
- E06B—FIXED OR MOVABLE CLOSURES FOR OPENINGS IN BUILDINGS, VEHICLES, FENCES OR LIKE ENCLOSURES IN GENERAL, e.g. DOORS, WINDOWS, BLINDS, GATES
- E06B9/00—Screening or protective devices for wall or similar openings, with or without operating or securing mechanisms; Closures of similar construction
- E06B9/24—Screens or other constructions affording protection against light, especially against sunshine; Similar screens for privacy or appearance; Slat blinds
- E06B9/26—Lamellar or like blinds, e.g. venetian blinds
- E06B9/264—Combinations of lamellar blinds with roller shutters, screen windows, windows, or double panes; Lamellar blinds with special devices
- E06B2009/2643—Screens between double windows
-
- E—FIXED CONSTRUCTIONS
- E06—DOORS, WINDOWS, SHUTTERS, OR ROLLER BLINDS IN GENERAL; LADDERS
- E06B—FIXED OR MOVABLE CLOSURES FOR OPENINGS IN BUILDINGS, VEHICLES, FENCES OR LIKE ENCLOSURES IN GENERAL, e.g. DOORS, WINDOWS, BLINDS, GATES
- E06B9/00—Screening or protective devices for wall or similar openings, with or without operating or securing mechanisms; Closures of similar construction
- E06B9/52—Devices affording protection against insects, e.g. fly screens; Mesh windows for other purposes
- E06B2009/527—Mounting of screens to window or door
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2310/00—Command of the display device
- G09G2310/02—Addressing, scanning or driving the display screen or processing steps related thereto
- G09G2310/0264—Details of driving circuits
- G09G2310/027—Details of drivers for data electrodes, the drivers handling digital grey scale data, e.g. use of D/A converters
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2310/00—Command of the display device
- G09G2310/02—Addressing, scanning or driving the display screen or processing steps related thereto
- G09G2310/0264—Details of driving circuits
- G09G2310/0297—Special arrangements with multiplexing or demultiplexing of display data in the drivers for data electrodes, in a pre-processing circuitry delivering display data to said drivers or in the matrix panel, e.g. multiplexing plural data signals to one D/A converter or demultiplexing the D/A converter output to multiple columns
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2360/00—Aspects of the architecture of display systems
- G09G2360/12—Frame memory handling
- G09G2360/126—The frame memory having additional data ports, not inclusive of standard details of the output serial port of a VRAM
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2360/00—Aspects of the architecture of display systems
- G09G2360/18—Use of a frame buffer in a display terminal, inclusive of the display panel
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G5/00—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators
- G09G5/36—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators characterised by the display of a graphic pattern, e.g. using an all-points-addressable [APA] memory
- G09G5/39—Control of the bit-mapped memory
Definitions
- the invention relates to an image display apparatus with a portion of a display substrate area, around a display section, being small, low in power consumption, and capable of effecting high-definition image display.
- FIG. 12 is a circuit configuration diagram of a liquid crystal display using the conventional technology.
- Respective pixels of a display section 216 include a pixel switch 211 and a liquid crystal capacitor 212 , and an opposite electrode of the liquid crystal capacitor 212 is connected to a common power supply line 217 .
- the gate of the pixel switch 211 is connected to a vertical scanning circuit 215 via a gate line 214 , and one end of the pixel switch 211 is connected to a DA conversion circuit 209 via a signal line 213 .
- An output of a latch circuit 208 is delivered to the digital/analogue (DA) conversion circuit 209 and an output of a sense amplifier 207 is delivered to the latch circuit 208 .
- a signal from one end of a data line 203 is delivered to the sense amplifier 207 .
- the data lines 203 are provided with the memory cells 221 , respectively, the memory cells 221 being arranged in matrix fashion.
- the memory cells 221 each include one transistor switch and one capacitor (hereinafter referred to as “a 1T 1C configuration”), that is, a memory switch 201 and a memory capacitor 202 , and the gate of the memory switch 201 is connected to a memory select circuit 205 via a memory gate line 204 .
- the other end of the data line 203 is connected to a data input circuit 206 .
- the memory select circuit 205 turning ON the memory switches 201 in a predetermined row via the memory gate line 204 , memory data is read, and a signal thereof is amplified by the sense amplifier 207 to be subsequently written into the latch circuit 208 .
- the memory select circuit 205 repeatedly reads the memory cells 221 corresponding to n-rows, thereby enabling the latch circuit 208 to read image data of n-bits.
- the image data of n-bits as read is outputted from the latch circuit 208 to the DA conversion circuit 209 , which converts the image data of n-bits into one analogue signal voltage to be then outputted to the signal line 213 .
- the vertical scanning circuit 215 turns ON the pixel switch 211 at a predetermined address via the gate line 214 , whereupon the analogue signal voltage is written into the liquid crystal capacitor 212 of the pixel as selected, thereby optically effecting image display.
- image display can be effected without new input of image data from outside, so that low power consumption display can be effected with a peripheral drive circuit kept in a sleep condition.
- FIG. 13 is a layout plan of the memory cells according to the first example.
- One analogue image signal is stored by use of the memory cells 221 for n pieces (six pieces in FIG. 13 ), disposed in the column direction along each of the data lines 203 . Accordingly, at the time of outputting data on one analogue image signal, corresponding to one word, it is necessary to output n pieces of data by scanning n lengths of the memory gate lines 204 .
- the memory cell layout according to the example of the conventional technology is disclosed in, for example, JP-A No. 085065/1999, and so forth, as described in the foregoing.
- FIG. 14 Another memory cell layout according to a second example of the conventional technology is described with reference to FIG. 14 .
- FIG. 14 is a layout plan of memory cells according to the second example of the conventional technology.
- one analogue image signal is stored by use of the memory cells 221 for n pieces (six pieces in FIG. 14 ), disposed in the row direction along each of the memory gate lines 204 . Accordingly, at the time of outputting data on one analogue image signal, corresponding to one word, it is necessary to obtain n pieces of data outputted to n lengths of the data lines 203 .
- a configuration of the first example of the conventional technology, shown in FIG. 13 has a problem in that as a result of an increase in the number of bits for the image data, it has been impossible to reduce a portion of a display substrate area, around a display section. This is because the number of the memory cells in the direction of the data line comes to increase along with the increase in the number of bits for the image data, thereby resulting in an increase in circuit width of a memory section.
- a configuration of the second example of the conventional technology, shown in FIG. 14 has a problem in that as a result of an increase in the number of bits for the image data, it becomes difficult to implement higher definition for the pixels. This is because the number of the memory cells to be disposed in a width for the pixels comes to increase along with the increase in the number of bits for the image data, so that it becomes difficult to reduce the width for the pixels less than a given size.
- the invention provides an image display apparatus including a display section where plural pixels are arrayed, an analogue image signal generation means for generating an analogue image signal to be inputted to the pixels on the basis of a digital image signal, and an image signal storage means for storing the digital image signal, the constituents being provided over one and the same insulating substrate, wherein the image signal storage means includes a memory cell array with memory cells disposed in matrix fashion, the memory cells being selected by respective select metal interconnects disposed in a row direction, and the digital image signal is inputted/outputted by respective signal metal interconnects disposed in a column direction while the analogue image signal generation means generates one unit of the analogue image signal on the basis of the digital image signal selected by not less than two lengths of the select metal interconnects, and outputted by not less than two lengths of the signal metal interconnects.
- the image display apparatus because a memory and the display section are provided over one and the same substrate, it is possible to provide the image display apparatus with the portion of the display substrate area, around the display section, being small, low in power consumption, and capable of effecting high-definition image display.
- FIG. 1 is a circuit configuration diagram of a liquid crystal display according to a first embodiment of the invention
- FIG. 2 is a memory cell layout base circuit diagram the according to the first embodiment
- FIG. 3 is a circuit configuration diagram showing a sense amplifier circuit and a latch circuit, according to the first embodiment
- FIG. 4 is a timing chart showing an operation of memory cells according to the first embodiment
- FIG. 5 is a layout view of a memory cell section according to the first embodiment
- FIG. 6 is a sectional view showing a structure of a portion of the memory cell section, taken on line A-B, shown in FIG. 5 ;
- FIG. 7 is a circuit configuration diagram showing a sense amplifier circuit and a latch circuit, according to a second embodiment
- FIG. 8 is a timing chart showing an operation of memory cells according to the second embodiment.
- FIG. 9 is a memory cell layout base circuit diagram according to a third embodiment.
- FIG. 10 is a circuit configuration diagram of an organic EL display according to a fourth embodiment.
- FIG. 11 is a block diagram of a TV image display apparatus according to a fifth embodiment.
- FIG. 12 is a circuit configuration diagram of a liquid crystal display using a conventional technology
- FIG. 13 is a layout plan of memory cells according to a first example of the conventional technology.
- FIG. 14 is a layout plan of memory cells according to a second example of the conventional technology.
- FIGS. 1 to 6 A configuration and an operation of a first embodiment of an image display apparatus according to the invention are described in sequence hereinafter with reference to FIGS. 1 to 6 .
- FIG. 1 is a circuit configuration diagram of a liquid crystal display according to the first embodiment of the invention.
- Respective pixels of a display section 16 include a pixel switch 11 and a liquid crystal capacitor 12 , and an opposite electrode of the liquid crystal capacitor 12 is connected to a common power supply line 17 .
- the gate of the pixel switch 11 is connected to a vertical scanning circuit 15 via a gate line 14 , and one end of the pixel switch 11 is connected to a DA conversion circuit 9 via a signal line. 13 .
- An output of a latch circuit 8 is delivered to the DA conversion circuit 9 , an output of a sense amplifier 7 is delivered to the latch circuit 8 , and a signal from one end of a data line 3 is delivered to the sense amplifier 7 .
- the data lines 3 are provided with memory cells 21 , respectively, the memory cells 21 being arranged in staggered fashion.
- the memory cell 21 also is connected to a memory select circuit 5 via a memory gate line 4 .
- the other end of the data line 3 is connected to a data input circuit 6 .
- a memory cell layout circuit according to the present embodiment is more specifically described hereinafter with reference to FIG. 2 .
- FIG. 2 is a memory cell layout base circuit diagram the according to the present embodiment.
- the memory cells 21 each include a memory switch (transistor) 1 and a memory capacitor 2 , the gate of a memory switch 1 is connected to the memory gate line 4 , and one end of the memory switch 1 is connected to the data line 3 . Further, one end of the memory capacitor 2 is connected to the memory gate line 4 for the memory cell adjacent thereto.
- the memory cells in odd columns, corresponding to the data lines 3 a , 3 c , respectively, and the memory cell in even column, corresponding to the data line 3 b are disposed so as to be staggered against each other.
- the memory cells are disposed so as to be vertically symmetrical in the direction of the data line 3 with respect to a contact between the respective memory cells, and the data line 3 .
- the English alphabet letters such as 4 a , 4 b , 4 c , 4 d , 4 e , 4 f , 4 g , and 4 h , are suffixed to the respective memory gate lines 4
- the English alphabet letters such as 3 a , 3 b , and 3 c , are suffixed to the respective data lines 3 . This is for the purpose of explanation to be described later on with reference to FIG. 4 .
- FIG. 3 is a circuit configuration diagram showing respective internal basic circuits of the sense amplifier 7 , and the latch circuit 8 , according to the present embodiment.
- the internal basic circuit of the sense amplifier 7 includes an inverter 31 , a short-circuiting switch 32 for short-circuiting input/output of the inverter 31 , and a feedback clocked inverter 33 to be controlled by a clock ckA, for feed backing the output of the inverter 31 , and the internal basic circuit of the sense amplifier 7 corresponds to one pixel of six bits, six pieces of the internal basic circuits being provided for each of the sense amplifiers 7 .
- the internal basic circuit of the latch circuit 8 includes a clocked inverter 34 to be controlled by a clock ckB 1 for executing latch sampling, an inverter 35 for temporarily storing data as sampled, and a feedback clocked inverter 36 to be controlled by a clock ckB 2 , and the internal basic circuit of the latch circuit 8 also corresponds to one pixel of six bits, six pieces of the internal basic circuits being provided for each of the latch circuits 8 . Further, an output of the latch circuit 8 is delivered to the DA conversion circuit (DAC) 9 , but the DA conversion circuit 9 adopted in this case has a common circuit configuration, and DA conversion circuits of various configurations have thus far been reported, omitting therefore a description thereof.
- DAC DA conversion circuit
- a basic operation of the present embodiment is similar to that of the example of the conventional technology as previously described. That is, as a result of the memory select circuit 5 turning ON the memory switches 1 in a predetermined row via the memory gate line 4 , memory data is read, and a signal thereof is amplified by the sense amplifier 7 to be subsequently written into the latch circuit 8 . Image data of six bits, as read, is outputted from the latch circuit 8 to the DA conversion circuit 9 , and the DA conversion circuit 9 converts the image data of six bits into one analogue signal voltage to be then outputted to the signal line 13 .
- the vertical scanning circuit 15 turns ON the pixel switch 11 at a predetermined address via the gate line 14 , whereupon the analogue signal voltage is written into the liquid crystal capacitor 12 of the pixel as selected, thereby optically effecting image display. Further, because the signal amplified by the sense amplifier 7 is written into the data line 3 as well, refresh operations of the respective memory cells are concurrently executed at this point in time.
- FIG. 4 is a timing chart showing an operation of the memory cells 21 according to the present embodiment. As indicated by the arrows at respective ends of a shaft, shown in the figure, the upper side in the figure indicates that the respective switches or gates are in the on-condition while the lower side in the figure indicates that the respective switches or gates are in the off-condition.
- the data is read from the memory capacitors 2 b , 2 d by scanning the memory gate lines 4 b , 4 d , respectively.
- the memory gate lines 4 b , 4 d are concurrently turned ON/OFF after the short-circuiting switches 32 are turned OFF, the data is read from the memory capacitors 2 b , 2 d to the respective data lines 3 to thereby modulate potentials of the respective data lines 3 .
- the outputs of the respective inverters 31 are turned ON/OFF according to the data read by the respective data lines 3 , results of which are fed back to the respective data lines 3 due to the feedback clocked inverter 33 being turned ON by the agency of the clock ckA.
- the memory gate lines 4 b , 4 d are concurrently turned ON/OFF at this point in time, the memory data fed back to the respective data lines 3 is again written into the memory capacitors 2 b , 2 d , thereby implementing a refresh operation as with the case of the DRAM.
- the memory gate lines 4 b , 4 d are concurrently turned ON/OFF at this point in time, the memory data fed back to the respective data lines 3 is again written into the memory capacitors 2 b , 2 d , thereby implementing a refresh operation as with the case of the DRAM.
- the memory gate lines 4 b , 4 d are concurrently turned ON/OFF at this point in time, the memory data fed back to the respective data lines 3 is again written into the memory capacitors 2 b , 2 d , thereby implementing a refresh operation as with the case of the DRAM.
- the above operation completes read-out of the memory data corresponding to one pixel row from the memory capacitors 2 b , 2 d by scanning the memory gate lines 4 b , 4 d , respectively, followed by starting read-out of memory data corresponding to a succeeding pixel row from the memory capacitors 2 c , 2 e by scanning the memory gate lines 4 c , 4 e , respectively.
- the memory gate lines 4 b , 4 d are turned ON/OFF twice, which is for the purpose of avoiding the effect of feed-through of the memory switches 1 at the time of the inverter 31 sensing a read-out signal by temporarily turning OFF the memory switches 1 as selected. Accordingly, if the effect of the feed-through of the memory switches 1 is sufficiently small, the memory gate lines 4 b , 4 d can be turned ON/OFF once altogether without turning OFF the memory gate lines 4 b , 4 d at the time of sensing.
- the memory cells can be disposed on a layout of higher density as compared with that for the example of the conventional technology, shown in FIG. 14 .
- FIG. 5 is a plan view showing a layout of a memory cell section.
- a broken line indicates the data line 3 of a metal interconnect
- a thick line indicates the memory gate line 4
- a thin line indicates a channel layer 41 formed of polycrystalline-Si
- a square delineated by a thick line indicates a contact hole 40 between the data line 3 and the channel layer 41 of polycrystalline-Si.
- the data line 3 of the metal interconnect As is evident from the figure, in order that mating allowance from a yield point of view is secured around the contact hole 40 , the data line 3 of the metal interconnect, indicated by the broken line, need be provided with dog-bones, however, with the present embodiment, since the respective memory cells in even columns are disposed in staggered fashion against the respective memory cells in odd columns, the dog-bone can be sufficiently laid out while securing the allowance between the data lines 3 adjacent to each other.
- FIG. 6 is a sectional view showing a structure of a portion of the memory cell section, taken on line A-B, shown in FIG. 5 .
- the memory switches 1 each made up of a TFT (Thin Film Transistor), and the memory capacitors 2 , using the memory gate lines 4 , and the channel layer 41 formed of polycrystalline-Si, as with the pixels for the liquid crystal display, the DA conversion circuits 9 , and so forth, and further, there are formed an interlayer dielectric 45 , and the data line 3 formed of the metal interconnect.
- Those devices are implemented by adoption of an n-channel type MOS (Metal Oxide Semiconductor) structure.
- MOS Metal Oxide Semiconductor
- the TFT inside the respective memory cells is the nMOS transistor formed of polycrystalline-Si, however, if polarities of respective control voltages are reversed, a pMOS transistor can be used as appropriate, and the constituent material of the transistor is not limited to polycrystalline-Si, so that other organic/inorganic semiconductor thin-films can be used for the transistor.
- FIGS. 7 and 8 A second embodiment of an image display apparatus according to the invention is described hereinafter with reference to FIGS. 7 and 8 .
- a liquid crystal display according to the present embodiment is basically similar in configuration and operation to the first embodiment.
- the present embodiment differs from the first embodiment in respect of its configuration around a sense amplifier 53 , and operation timing of memory cells, and those points are therefore described hereinafter.
- FIG. 7 is a circuit configuration diagram showing respective internal basic circuits of the sense amplifier 53 , and a latch circuit 8 , according to the present embodiment.
- the internal basic circuit of the sense amplifier 53 includes an inverter 31 , a short-circuiting switch 32 for short-circuiting input/output of the inverter 31 , and a feedback clocked inverter 33 to be controlled by a clock ckA, for feeding back the output of the inverter 31 , and the internal basic circuit of the sense amplifier 53 corresponds to one pixel of six bits, three pieces of the internal basic circuits being provided for each of the sense amplifiers 53 . Further, an input terminal and an output terminal of the internal basic circuit of the sense amplifier 53 are provided with an input changeover switch 51 , and an output changeover switch 52 , respectively.
- the internal basic circuit of the latch circuit 8 includes a clocked inverter 34 to be controlled by a clock ckB 1 , for executing latch sampling, an inverter 35 for temporarily storing data as sampled, and a feedback clocked inverter 36 to be controlled by a clock ckB 2 , and the internal basic circuit of the latch circuit 8 also corresponds to one pixel of six bits, six pieces of the internal basic circuits being provided for each of the latch circuits 8 .
- the latch circuit 8 is similar in configuration to that for the first embodiment.
- a basic operation of the present embodiment is similar to that of the first embodiment as previously described, omitting therefore a description thereof.
- two lengths of memory gate lines 4 are sequentially driven, and respective outputs of six lengths of data lines 3 are fetched in two steps.
- FIG. 8 is a timing chart showing the operation of memory cells 21 according to the present embodiment. As indicated by the arrows at respective ends of a shaft, shown in the figure, the upper side in the figure indicates that respective switches or gates are in the on-condition while the lower side in the figure indicates that the respective switches or gates are in the off-condition.
- the input/output of the inverter 31 when the short-circuiting switches 32 of the respective sense amplifiers 53 are turned ON, the input/output of the inverter 31 , as short-circuited, will be at an intermediate voltage between HI and LOW, thereby resetting the data lines 3 to the intermediate voltage.
- the memory gate line 4 b is turned ON/OFF after the short-circuiting switches 32 are turned OFF, the data is read from the memory capacitors 2 b to the respective data lines 3 to thereby modulate the potentials of the respective data lines 3 .
- the outputs of the respective inverters 31 are turned ON/OFF according to the data read by the respective data lines 3 , results of which are fed back to the respective data lines 3 due to the feedback clocked inverter 33 being turned ON by the agency of the clock ckA.
- the memory gate line 4 b is turned ON/OFF at this point in time, the memory data that is fed back to the respective data lines 3 is again written into the memory capacitors 2 b , respectively, thereby implementing a refresh operation as with the case of the DRAM. Meanwhile, at this point in time, by turning OFF the feedback clocked inverter 36 by the agency of the clock ckB 2 , and subsequently, by turning ON the clocked inverter 34 to be controlled by the agency of the clock ckB 1 , it is possible to fetch the output of the inverter 31 into the inverter 35 inside the latch circuit 8 .
- the above operation completes read-out of the memory data corresponding to the first half three bits of one pixel from the memory capacitors 2 b by scanning the memory gate line 4 b , and subsequently, followed by starting read-out of memory data corresponding to the last half three bits of one pixel from the memory capacitors 2 d by scanning the memory gate line 4 d .
- the input changeover switch 51 , and output changeover switch 52 provided at the input and output terminals of the sense amplifier 53 , respectively, are concurrently changed over.
- a compact memory cell layout can be implemented as with the case of the first embodiment, however, since the present embodiment has an advantage in that the internal basic circuits of the sense amplifier 53 , prone to become large in circuit structure, can be used by a time division multiplex technique whereby the input changeover switch 51 and the output changeover switch 52 are switched over, there is obtained an additional advantageous effect of implementing the sense amplifier 53 compact in size.
- a third embodiment of an image display apparatus according to the invention is described hereinafter with reference to FIG. 9 .
- a liquid crystal display according to the present embodiment is basically similar in configuration and operation to the first embodiment. The present embodiment, however, differs from the first embodiment in respect of a memory cell layout circuit of memory cells 61 , which is therefore described hereinafter.
- FIG. 9 is a memory cell layout base circuit diagram according to the present embodiment.
- the memory cells 61 each include the memory switch 1 and the memory capacitor 2 .
- the gate of the memory switch 1 is connected to the memory gate line 4
- one end of the memory switch 1 is connected to the data line 3 .
- one end of the memory capacitor 2 is connected to the memory gate line 4 for an adjacent memory cell.
- the memory cells in three columns, corresponding to the data lines 3 a , 3 b , 3 c , respectively, are disposed so as to be staggered against each other. Further, the memory cells are disposed so as to be vertically symmetrical in the direction of the data line 3 with respect to a contact between the respective memory cells, and the data line 3 .
- An operation of the present embodiment is similar to that of the first embodiment, omitting therefore a description thereof. Further, a timing chart showing operations of the memory cells 61 is also similar to the timing chart according to the first embodiment, described with reference to FIG. 4 , omitting therefore a description thereof.
- the memory capacitor 2 is provided above and below the memory gate lines 4 , respectively, so that it is possible to attain higher density of the memory cells as compared with the case of the first embodiment.
- a fourth embodiment of an image display apparatus according to the invention is described hereinafter with reference to FIG. 10 .
- An organic EL (electroluminescence) display according to the present embodiment is basically similar in configuration and operation to the first embodiment. However, the present embodiment differs from the first embodiment in respect of display pixel configuration in that display pixels are not the liquid crystal pixels but organic EL pixels, and this is described hereinafter.
- FIG. 10 is a circuit configuration diagram of the organic EL display according to the present embodiment.
- Respective pixels of a display section 82 include an organic El device 71 , an organic El drive transistor 72 , a light-up control switch 73 , a reset switch 74 , and a memory capacitor 75 , and an opposite electrode of the organic El device 71 is grounded.
- the light-up control switch 73 has one end connected to a power supply line 79 .
- the gate of the reset switch 74 is connected to a vertical control circuit 78 via a reset line 77
- the gate of the light-up control switch 73 is connected to the vertical control circuit 78 via a light-up control line 76 .
- the memory capacitor 75 has one end connected to a DA conversion circuit 81 via a signal line 13 .
- the DA conversion circuit 81 is provided with a triangular-wave-voltage control terminal 80 , and outputs a triangular-wave-voltage in place of an image signal voltage in accordance with an instruction from the triangular-wave-voltage control terminal 80 .
- An output of a latch circuit 8 is delivered to the DA conversion circuit 81 , an output of a sense amplifier 7 is delivered to the latch circuit 8 , and a signal from one end of each of data lines 3 is delivered to a sense amplifier 7 .
- the data lines 3 are provided with memory cells 21 , respectively, the memory cells 21 being disposed in staggered arrangement.
- the respective memory cells 21 are connected to the memory select circuit 5 via respective memory gate lines 4 . Further, the other end of each of the data lines 3 is connected to a data input circuit 6 .
- a circuit configuration of the present embodiment, preceding the latch circuit 8 is similar to that for the first embodiment.
- an operation of the present embodiment concerning outputting of the signal voltage from the memory cells 21 to the respective signal lines 13 is basically similar to that for the first embodiment, as previously described, omitting therefore a description thereof.
- a predetermined pixel row is selected by the vertical control circuit 78 , whereupon the light-up control switch 73 and the reset switch 74 are turned ON via the light-up control line 76 and the reset line 77 , respectively.
- input/output of an inverter circuit made up of the organic El drive transistor 72 and the organic El device 71 is held at an intermediate potential, and a difference between the intermediate potential and the image signal voltage is inputted to the memory capacitor 75 .
- the light-up control switch 73 and the reset switch 74 are turned OFF, with the result that the difference between the intermediate potential and the image signal voltage is stored in the memory capacitor 75 .
- the DA conversion circuit 81 outputs the triangular-wave-voltage in place of the image signal voltage to the signal lines 13 in accordance with the instruction from the triangular-wave-voltage control terminal 80 .
- the vertical control circuit 78 turns ON the light-up control switches 73 for all the pixels via the light-up control line 76 .
- the respective pixels modulate a light-up period of the organic El device 71 depending on whether or not a prewritten image signal voltage is equivalent to the triangular-wave-voltage, thereby enabling optical image display to be executed.
- a light emitting device is not limited to the organic El device, and a common light emitting device, such as an inorganic El device, FED (Field-Emission Device), and so forth, can be obviously used as the light emitting device.
- FED Field-Emission Device
- a detailed description of a luminescence layer is omitted because the same does not represent the essence of the invention, however, various molecular structures such as a low-molecular type, polymer type and so forth can be adopted for an organic El device structure.
- the opposite electrode of the organic El device 71 is grounded, but the potential thereof need not necessarily be at 0V, and it goes without saying that the potential of the organic El device, including polarity thereof, may be altered as necessary.
- a fifth embodiment of an image display apparatus according to the invention is described hereinafter with reference to FIG. 11 .
- FIG. 11 is a block diagram of a TV image display apparatus 100 according to the present embodiment.
- Compressed image data, and so forth are inputted as wireless data from outside to a wireless interface (I/F) circuit 102 for receiving ground wave digital signals and so forth, and an output of the wireless I/F circuit 102 is connected to a data bus 108 via an I/O (input/output) circuit 103 .
- a microprocessor (MPU) 104 , a display panel controller (CTL) 106 , a frame memory (MM) 107 , and so forth, besides the above-described, are connected to the data bus 108 . Further, an output of the display panel controller 106 is inputted to a liquid crystal display panel 101 .
- an out-of-panel 10V generation circuit (PWR 10V) 109 and an out-of-panel 5V generation circuit (PWR 5V) 110 are provided inside the TV image display apparatus 100 .
- the liquid crystal display panel 101 is basically identical in configuration and operation to the liquid crystal display panel according to the first embodiment previously described, omitting therefore a description of an internal configuration and operation thereof.
- the wireless I/F circuit 102 fetches the compressed image data from outside according to an instruction, and transfers the image data to the microprocessor 104 and the frame memory 107 via the I/O circuit 103 .
- the microprocessor 104 drives the TV image display apparatus 100 in whole as necessary to thereby execute decoding of the compressed image data, signal processing, and information display.
- the image data after the signal processing can be temporarily stored in the frame memory 107 .
- the image data is inputted from the frame memory 107 to the liquid crystal display panel 101 via the display panel controller (CTL) 106 in accordance with the instruction, whereupon the liquid crystal display panel 101 displays the image data as inputted in real time.
- the display panel controller (CTL) 106 outputs a predetermined timing pulse necessary for simultaneously displaying images while the out-of-panel 10V generation circuit (PWR 10V) 109 and the out-of-panel 5V generation circuit (PWR 5V) 110 each supply a predetermined power supply voltage to the liquid crystal display panel 101 .
- the liquid crystal display panel 101 executes displaying of prewritten images by use of an image memory provided therein, as described with reference to the first embodiment.
- the TV image display apparatus 100 incorporates a secondary battery provided separately for supplying power to drive the TV image display apparatus 100 in whole, which does not represent the essence of the invention, omitting therefore a description thereof.
- the TV image display apparatus 100 capable of effecting display at low power consumption, excellent in compactness, and design quality because of a small substrate area of the liquid crystal display panel, and further, capable of effecting high-definition display.
Abstract
Description
Claims (5)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2005-040016 | 2005-02-17 | ||
JP2005040016A JP4897225B2 (en) | 2005-02-17 | 2005-02-17 | Image display device |
Publications (2)
Publication Number | Publication Date |
---|---|
US20060181539A1 US20060181539A1 (en) | 2006-08-17 |
US7903075B2 true US7903075B2 (en) | 2011-03-08 |
Family
ID=36815192
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/328,306 Active 2028-07-09 US7903075B2 (en) | 2005-02-17 | 2006-01-10 | Image display apparatus |
Country Status (5)
Country | Link |
---|---|
US (1) | US7903075B2 (en) |
JP (1) | JP4897225B2 (en) |
KR (1) | KR101159527B1 (en) |
CN (1) | CN100472304C (en) |
TW (1) | TWI334589B (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US10817974B2 (en) | 2017-09-15 | 2020-10-27 | Samsung Electronics Co., Ltd. | Memory device and memory system including the same |
Families Citing this family (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
TWI426494B (en) * | 2009-10-14 | 2014-02-11 | Innolux Corp | Active matrix type liquid crystal display device and related driving methods |
TWI444981B (en) | 2010-06-24 | 2014-07-11 | Japan Display West Inc | Display device, method for driving display device, and electronic apparatus |
JP5495973B2 (en) * | 2010-06-24 | 2014-05-21 | 株式会社ジャパンディスプレイ | Liquid crystal display device, driving method of liquid crystal display device, and electronic apparatus |
KR20140049394A (en) | 2012-10-17 | 2014-04-25 | 조선대학교산학협력단 | Gps aoa choosing system and the method |
JP6062800B2 (en) * | 2013-05-24 | 2017-01-18 | ソニーセミコンダクタソリューションズ株式会社 | Imaging apparatus and imaging display system |
US11354237B2 (en) * | 2019-03-18 | 2022-06-07 | SiliconIntervention Inc. | Multiport memory with analog port |
Citations (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4959698A (en) * | 1986-10-08 | 1990-09-25 | Mitsubishi Denki Kabushiki Kaisha | Memory cell of a semiconductor memory device |
JPH1185065A (en) | 1997-09-12 | 1999-03-30 | Hitachi Ltd | Image display device, its driving method and data processing system using the same |
US5936874A (en) * | 1997-06-19 | 1999-08-10 | Micron Technology, Inc. | High density semiconductor memory and method of making |
JP2002082656A (en) | 2000-09-06 | 2002-03-22 | Hitachi Ltd | Image display device and its driving method |
US20020147102A1 (en) * | 2000-08-10 | 2002-10-10 | Hiroki Yamazaki | Glass substrate for an inorganic el display |
JP2003005709A (en) | 2001-06-21 | 2003-01-08 | Hitachi Ltd | Image display device |
US20030016190A1 (en) * | 2001-03-21 | 2003-01-23 | Canon Kabushiki Kaisha | Drive circuit to be used in active matrix type light-emitting element array |
JP2003122301A (en) | 2001-10-10 | 2003-04-25 | Hitachi Ltd | Picture display device |
US20030142540A1 (en) * | 2002-01-30 | 2003-07-31 | Mitsubishi Denki Kabushiki Kaisha | Thin film magnetic memory device with high-accuracy data read structure having a reduced number of circuit elements |
US7233537B2 (en) * | 2002-04-03 | 2007-06-19 | Renesas Technology Corp. | Thin film magnetic memory device provided with a dummy cell for data read reference |
US7446776B2 (en) * | 2004-08-20 | 2008-11-04 | Dialog Semiconductor Gmbh | Display controller with DRAM graphic memory |
US7515123B2 (en) * | 2003-06-27 | 2009-04-07 | Casio Computer Co., Ltd | Display apparatus |
Family Cites Families (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2003195838A (en) * | 2001-10-19 | 2003-07-09 | Semiconductor Energy Lab Co Ltd | Display device and its driving method |
JP4373154B2 (en) * | 2003-07-18 | 2009-11-25 | 株式会社半導体エネルギー研究所 | Memory circuit, display device having the memory circuit, and electronic apparatus |
-
2005
- 2005-02-17 JP JP2005040016A patent/JP4897225B2/en active Active
- 2005-12-07 TW TW094143214A patent/TWI334589B/en active
-
2006
- 2006-01-10 US US11/328,306 patent/US7903075B2/en active Active
- 2006-01-19 KR KR1020060005702A patent/KR101159527B1/en active IP Right Grant
- 2006-01-20 CN CNB2006100064371A patent/CN100472304C/en active Active
Patent Citations (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4959698A (en) * | 1986-10-08 | 1990-09-25 | Mitsubishi Denki Kabushiki Kaisha | Memory cell of a semiconductor memory device |
US5936874A (en) * | 1997-06-19 | 1999-08-10 | Micron Technology, Inc. | High density semiconductor memory and method of making |
JPH1185065A (en) | 1997-09-12 | 1999-03-30 | Hitachi Ltd | Image display device, its driving method and data processing system using the same |
US20020147102A1 (en) * | 2000-08-10 | 2002-10-10 | Hiroki Yamazaki | Glass substrate for an inorganic el display |
JP2002082656A (en) | 2000-09-06 | 2002-03-22 | Hitachi Ltd | Image display device and its driving method |
US20030016190A1 (en) * | 2001-03-21 | 2003-01-23 | Canon Kabushiki Kaisha | Drive circuit to be used in active matrix type light-emitting element array |
JP2003005709A (en) | 2001-06-21 | 2003-01-08 | Hitachi Ltd | Image display device |
JP2003122301A (en) | 2001-10-10 | 2003-04-25 | Hitachi Ltd | Picture display device |
US20030142540A1 (en) * | 2002-01-30 | 2003-07-31 | Mitsubishi Denki Kabushiki Kaisha | Thin film magnetic memory device with high-accuracy data read structure having a reduced number of circuit elements |
US7233537B2 (en) * | 2002-04-03 | 2007-06-19 | Renesas Technology Corp. | Thin film magnetic memory device provided with a dummy cell for data read reference |
US7515123B2 (en) * | 2003-06-27 | 2009-04-07 | Casio Computer Co., Ltd | Display apparatus |
US7446776B2 (en) * | 2004-08-20 | 2008-11-04 | Dialog Semiconductor Gmbh | Display controller with DRAM graphic memory |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US10817974B2 (en) | 2017-09-15 | 2020-10-27 | Samsung Electronics Co., Ltd. | Memory device and memory system including the same |
Also Published As
Publication number | Publication date |
---|---|
KR20060092046A (en) | 2006-08-22 |
CN1821854A (en) | 2006-08-23 |
CN100472304C (en) | 2009-03-25 |
KR101159527B1 (en) | 2012-06-26 |
TW200630926A (en) | 2006-09-01 |
US20060181539A1 (en) | 2006-08-17 |
TWI334589B (en) | 2010-12-11 |
JP2006227233A (en) | 2006-08-31 |
JP4897225B2 (en) | 2012-03-14 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US10714053B2 (en) | Driving circuit, method for controlling light emission and display device | |
US8242971B2 (en) | Display device and method of driving the same | |
US7903075B2 (en) | Image display apparatus | |
US9626913B2 (en) | Current source circuit, a signal line driver circuit and a driving method thereof and a light emitting device | |
JPS647391B2 (en) | ||
JP4158658B2 (en) | Display driver and electro-optical device | |
US7545355B2 (en) | Image display apparatus and driving method thereof | |
US11335264B2 (en) | Pixel circuit and driving method thereof, and display apparatus | |
US8686934B2 (en) | Display device and electronic device using the same | |
US8144098B2 (en) | Dot-matrix display refresh charging/discharging control method and system | |
US11935483B2 (en) | Pixel circuit and driving method thereof, and display panel | |
US20040201412A1 (en) | Source follower, voltage follower, and semiconductor device | |
JP2008225494A (en) | Display driver and electro-optical device | |
US11545102B2 (en) | Display device and electronic signboard | |
JP4914558B2 (en) | Active matrix display device | |
KR20050032524A (en) | Active matrix type display apparatus | |
WO2021237505A1 (en) | Array substrate, display panel, and drive method for array substrate | |
JP4503250B2 (en) | Multi-window display device | |
JP2020052219A (en) | Display and electronic signboard | |
US7724246B2 (en) | Image display device | |
JP2005164823A (en) | Method and device for driving electro-optical panel, electro-optical device, and electronic apparatus | |
JP2014006417A (en) | Liquid crystal display device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: HITACHI DISPLAYS, LTD., JAPAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:AKIMOTO, HAJIME;REEL/FRAME:017466/0186 Effective date: 20051111 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
AS | Assignment |
Owner name: PANASONIC LIQUID CRYSTAL DISPLAY CO., LTD., JAPAN Free format text: MERGER;ASSIGNOR:IPS ALPHA SUPPORT CO., LTD.;REEL/FRAME:027482/0140 Effective date: 20101001 Owner name: IPS ALPHA SUPPORT CO., LTD., JAPAN Free format text: ATTACHED ARE (1) THE COMPANY SPLIT DOCUMENTS IN JAPANESE WITH ENGLISH TRANSLATION THEREOF AND (2) THE CERTIFICATE OF COMPANY SPLIT DOCUMENT IN JAPANESE WITH ENGLISH TRANSLATION, WHICH TOGETHER CONVEY 50% OWNERSHIP OF THE REGISTERED PATENTS AS LISTED IN THE ATTACHED TO EACH OF THE RECEIVING PARTIES (SEE PAGE 10, EXHIBIT 2-1, SECTION 1 OF THE ENGLISH TRANSLATION OF THE COMPANY SPLIT PLAN.);ASSIGNOR:HITACHI, DISPLAYS, LTD.;REEL/FRAME:027615/0589 Effective date: 20100630 Owner name: HITACHI DISPLAYS, LTD., JAPAN Free format text: ATTACHED ARE (1) THE COMPANY SPLIT DOCUMENTS IN JAPANESE WITH ENGLISH TRANSLATION THEREOF AND (2) THE CERTIFICATE OF COMPANY SPLIT DOCUMENT IN JAPANESE WITH ENGLISH TRANSLATION, WHICH TOGETHER CONVEY 50% OWNERSHIP OF THE REGISTERED PATENTS AS LISTED IN THE ATTACHED TO EACH OF THE RECEIVING PARTIES (SEE PAGE 10, EXHIBIT 2-1, SECTION 1 OF THE ENGLISH TRANSLATION OF THE COMPANY SPLIT PLAN.);ASSIGNOR:HITACHI, DISPLAYS, LTD.;REEL/FRAME:027615/0589 Effective date: 20100630 Owner name: HITACHI DISPLAYS, LTD., JAPAN Free format text: ATTACHED ARE (1) THE COMPANY SPLIT DOCUMENTS IN JAPANESE WITH ENGLISH TRANSLATION THEREOF AND (2) THE CERTIFICATE OF COMPANY SPLIT DOCUMENT IN JAPANESE WITH ENGLISH TRANSLATION, WHICH TOGETHER CONVEY 50% OWNERSHIP OF THE REGISTERED PATENTS AS LISTED IN THE ATTACHED TO EACH OF THE RECEIVING PARTIES;ASSIGNOR:HITACHI, DISPLAYS, LTD.;REEL/FRAME:027615/0589 Effective date: 20100630 Owner name: IPS ALPHA SUPPORT CO., LTD., JAPAN Free format text: ATTACHED ARE (1) THE COMPANY SPLIT DOCUMENTS IN JAPANESE WITH ENGLISH TRANSLATION THEREOF AND (2) THE CERTIFICATE OF COMPANY SPLIT DOCUMENT IN JAPANESE WITH ENGLISH TRANSLATION, WHICH TOGETHER CONVEY 50% OWNERSHIP OF THE REGISTERED PATENTS AS LISTED IN THE ATTACHED TO EACH OF THE RECEIVING PARTIES;ASSIGNOR:HITACHI, DISPLAYS, LTD.;REEL/FRAME:027615/0589 Effective date: 20100630 |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 8TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1552); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 8 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 12TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1553); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 12 |
|
AS | Assignment |
Owner name: JAPAN DISPLAY, INC., JAPAN Free format text: CHANGE OF ADDRESS;ASSIGNOR:JAPAN DISPLAY, INC.;REEL/FRAME:065654/0250 Effective date: 20130417 Owner name: PANASONIC INTELLECTUAL PROPERTY CORPORATION OF AMERICA, CALIFORNIA Free format text: NUNC PRO TUNC ASSIGNMENT;ASSIGNOR:PANASONIC LIQUID CRYSTAL DISPLAY CO., LTD.;REEL/FRAME:065615/0327 Effective date: 20230828 Owner name: JAPAN DISPLAY EAST, INC., JAPAN Free format text: CHANGE OF NAME;ASSIGNOR:HITACHI DISPLAYS, LTD.;REEL/FRAME:065614/0223 Effective date: 20120401 Owner name: JAPAN DISPLAY, INC., JAPAN Free format text: CHANGE OF NAME;ASSIGNOR:JAPAN DISPLAY EAST, INC.;REEL/FRAME:065614/0644 Effective date: 20130401 |