US7842946B2 - Electronic devices with hybrid high-k dielectric and fabrication methods thereof - Google Patents

Electronic devices with hybrid high-k dielectric and fabrication methods thereof Download PDF

Info

Publication number
US7842946B2
US7842946B2 US11/849,460 US84946007A US7842946B2 US 7842946 B2 US7842946 B2 US 7842946B2 US 84946007 A US84946007 A US 84946007A US 7842946 B2 US7842946 B2 US 7842946B2
Authority
US
United States
Prior art keywords
dielectric layer
dielectric
electronic device
layer
otft
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
US11/849,460
Other versions
US20080149922A1 (en
Inventor
Wei-Ling Lin
Jiing-Fa Wen
Wen-Hsi Lee
Tarng-Shiang Hu
Jiun-Jie Wang
Cheng-Chung Lee
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Industrial Technology Research Institute ITRI
Original Assignee
Industrial Technology Research Institute ITRI
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Industrial Technology Research Institute ITRI filed Critical Industrial Technology Research Institute ITRI
Assigned to INDUSTRIAL TECHNOLOGY RESEARCH INSTITUTE reassignment INDUSTRIAL TECHNOLOGY RESEARCH INSTITUTE ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: HU, TARNG-SHIANG, LEE, CHENG-CHUNG, LEE, WEN-HSI, LIN, WEI-LING, WANG, JIUN-JIE, WEN, JIING-FA
Publication of US20080149922A1 publication Critical patent/US20080149922A1/en
Priority to US12/332,794 priority Critical patent/US20090087944A1/en
Application granted granted Critical
Publication of US7842946B2 publication Critical patent/US7842946B2/en
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
    • H10K10/00—Organic devices specially adapted for rectifying, amplifying, oscillating or switching; Organic capacitors or resistors having potential barriers
    • H10K10/40—Organic transistors
    • H10K10/46—Field-effect transistors, e.g. organic thin-film transistors [OTFT]
    • H10K10/462—Insulated gate field-effect transistors [IGFETs]
    • H10K10/468—Insulated gate field-effect transistors [IGFETs] characterised by the gate dielectrics
    • H10K10/478—Insulated gate field-effect transistors [IGFETs] characterised by the gate dielectrics the gate dielectric comprising a layer of composite material comprising interpenetrating or embedded materials, e.g. TiO2 particles in a polymer matrix
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/40—Electrodes ; Multistep manufacturing processes therefor
    • H01L29/43—Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
    • H01L29/49—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET
    • H01L29/4908—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET for thin film semiconductor, e.g. gate of TFT

Definitions

  • the invention relates to electronic devices with a high dielectric constant (high-k) dielectric layer, and in particular to electronic devices with high-k dielectric including combinations of organic and/or inorganic hybrid high-k dielectric material and fabrication methods thereof.
  • high-k high dielectric constant
  • FET field effect transistor
  • the FET requires high carrier mobility in its semiconductor layers, high width-to-length ratio of its channels as well as high capacitance of the FET structure.
  • High capacitance of the FET structure depends on the thickness and dielectric constant (k) of the gate insulating layer. A thinner high-k gate insulating layer results in a high current I D at low operating voltage, thereby reducing power consumption.
  • U.S. Pat. No. 6,586,791 discloses a method for forming a gate insulating layer.
  • a suspension solution is prepared by dispensing nano-scale ceramic particles in a polymer solution.
  • the suspension solution is then applied on a substrate by spin coating, thus forming a gate insulating layer.
  • the gate insulating layer prepared by the conventional method suffers from rough surfaces, strip defects and unevenness, resulting in high leakage in electronic devices during operation.
  • FIG. 1 is a cross section of a conventional organic thin film transistor (OTFT) device formed by dispensing nano-scale ceramic particles in a polymer solution.
  • an OTFT includes a heavily doped silicon substrate 10 with a metal layer 15 disposed thereon to served as a gate electrode.
  • An insulating layer 20 is formed on the heavily doped silicon substrate 10 .
  • a source region 25 and a drain region 30 separated by a predetermined distance are formed on the insulating layer 20 .
  • An organic semiconductor layer 35 is disposed on the heavily doped silicon substrate 10 and covers the source region 25 , the drain region 30 , and the region therebetween.
  • the insulating layer 20 is typically formed by spin coating a suspension solution and dispensing nano-scale ceramic particles in a polymer solution, the insulating layer 20 suffers from rough surfaces, strip defects and unevenness, i.e., the peak-to-valley can reach 0.3 ⁇ m for film thicknesses less than 0.6 ⁇ m, resulting in high leakage in the electronic device during operation.
  • U.S. Pat. No. 6,558,987 discloses a thin film transistor (TFT) device and fabrication methods thereof.
  • TFT thin film transistor
  • Two dielectric layers are used as a gate dielectric of a conventional TFT device.
  • Both dielectric layers such as silicon nitride (SiN x ) or silicon oxide (SiO x ) respectively, are inorganic materials deposited by chemical vapor deposition (CVD). After a first dielectric layer is deposited, contaminant residue on the first dielectric layer is cleaned. A second dielectric layer is then deposited on the first dielectric layer to avoid defect generation.
  • U.S. Pat. No. 6,563,174 discloses two high-k dielectric layers used as a gate dielectric of the conventional TFT device, wherein a first dielectric layer is typically silicon nitride (SiN x ), while the second dielectric layer is a metal oxide such as BaTiO 3 , CaZrO 3 , or SrSnO 3 .
  • the second dielectric layer improves crystallinity of the semiconductor layer (e.g., ZnO) to improve carrier mobility of the TFT devices.
  • U.S. Pat. No. 7,005,674 discloses an organic thin film transistor (OTFT) structure and fabrication method thereof.
  • Two organic dielectric layers are used as a gate dielectric of the OTFT device, wherein the first dielectric layer is a high-k dielectric layer, and the second dielectric layer is a polymer covering the first dielectric layer, thereby matching the semiconductor of the OTFT device and improving performance of the device.
  • FIG. 2 is a cross section of another conventional organic thin film transistor (OTFT) device.
  • an organic thin film transistor includes a substrate 50 with a gate electrode 55 thereon.
  • a first insulating layer 60 is disposed on the substrate 50 covering the gate electrode 55 .
  • a second insulating layer 65 is disposed on the first insulating layer 60 .
  • An organic semiconductor layer 70 is disposed on the second insulating layer 65 .
  • a source region 80 and a drain region 90 separated by a predetermined distance are formed on the organic semiconductor layer 70 .
  • the second insulating layer can improve original interface properties between the organic semiconductor layer 70 and the high-k first dielectric layer 65 , due to the rough interface between the second insulating layer 65 and the first insulating layer 60 , high leakage for electronic devices during operation often occur. Thus, decreasing performance efficiency.
  • the aforementioned conventional OTFT devices include a two-layered dielectric structure as the gated dielectric layer of the OTFT device.
  • the dielectric constant of the second dielectric layer is typically lower than that of the first dielectric layer such that increasing the dielectric constant is limited. Thus, limiting applications of the OTFT devices.
  • the invention relates to a fabrication method for electronic devices with high-k dielectric layers by a solution process. Dispersion of nano-scale high-k particles in polymer solution is improved, thus improving surface condition of the high-k dielectric layer and enhancing electronic device performance.
  • the second dielectric layer of the electronic device is formed by a solution process on the first dielectric layer such that an invisible interface substantially exists between the first and the second dielectric layers, thereby preventing high leakage in electronic devices during operation.
  • An embodiment of the invention provides an electronic device with hybrid high-k dielectric, comprising: a substrate; a first electrode disposed on the substrate; a hybrid multi-layers comprising a first dielectric layer and a second dielectric layer disposed on the substrate, wherein the first dielectric layer and the second dielectric layer are solvable and substantially without an interface therebetween; and a second electrode is disposed on the hybrid multi-layers.
  • Another embodiment of the invention further provides a method for manufacturing an electronic device with hybrid high-k dielectric.
  • a substrate is provided.
  • a first electrode is formed on the substrate.
  • a first dielectric layer and a second dielectric layer are sequentially formed creating hybrid multi-layers, wherein the first dielectric layer and the second dielectric layer are solvable and substantially without an interface therebetween.
  • a second electrode is formed on the hybrid multi-layers.
  • FIG. 1 is a cross section of a conventional organic thin film transistor (OTFT) device formed by dispensing nano-scale ceramic particles in polymer solution;
  • OTFT organic thin film transistor
  • FIG. 2 is a cross section of another conventional organic thin film transistor (OTFT) device
  • FIGS. 3A-3B are cross sections of an exemplary embodiment of OTFT devices of the invention.
  • FIG. 3C is cross sections of an exemplary embodiment of a bottom contact OTFT device of the invention.
  • FIG. 4 shows the electrical performance of the bottom contact OTFT device of the invention
  • FIG. 5A is a scanning electron microscope (SEM) cross section image illustrating the first dielectric layer formed on the substrate.
  • FIG. 5B is a scanning electron microscope (SEM) cross section image illustrating the second dielectric layer formed on the first dielectric layer.
  • Embodiments of the invention provide applying a solvable second dielectric layer on the first dielectric layer to create an organic/inorganic hybrid high-k dielectric layer which improves dispersion of nano-scale high-k particles in a polymer solution and surface roughness of the hybrid high-k dielectric layer, thereby enhancing performance of a device.
  • An exemplary electronic device with hybrid high-k dielectric multi-layers of the invention comprises a substrate, a first electrode disposed on the substrate, a hybrid multi-layers comprising a first dielectric layer and a second dielectric layer disposed on the substrate, wherein the first dielectric layer and the second dielectric layer are solvable and substantially without an interface therebetween, and a second electrode disposed on the hybrid multi-layers.
  • the electronic device comprise a field effect transistor, an organic thin film transistor (OTFT), an inorganic thin film transistor, or a metal-insulator-metal (MIM) capacitor.
  • FIGS. 3A-3B are cross sections of an embodiment of OTFT devices of the invention.
  • a top contact OTFT device 100 a comprises a substrate 110 .
  • a first electrode layer 120 is disposed on the substrate 110 to serve as a gate electrode.
  • a hybrid multi-layered structure comprises a first dielectric layer 130 a and a second dielectric layer 130 b disposed on the substrate 110 , wherein the first dielectric layer and the second dielectric layer are solvable and substantially without an interface therebetween (as shown as pseudo-interface 135 ).
  • a second electrode layer comprising a source region 150 and a drain region 160 are separated from each other.
  • a patterned semiconductor layer 140 a is disposed on the second dielectric layer 130 b to serve as an activation layer of the top contact OTFT device 100 a , where both ends of the semiconductor layer 140 a are partly covered by the source region 150 and the drain region 160 , respectively. Furthermore, the source region 150 and the drain region 160 are separated by a predetermined distance 145 .
  • a top contact OTFT device 100 b comprises a substrate 110 .
  • a first electrode layer 120 is disposed on the substrate 110 to serve as a gate electrode.
  • a hybrid multi-layered structure comprises a first dielectric layer 130 a and a second dielectric layer 130 b disposed on the substrate 110 , wherein the first dielectric layer and the second dielectric layer are solvable and substantially without an interface therebetween (as shown as pseudo-interface 135 ).
  • a second electrode layer comprising a source region 150 and a drain region 160 are separated from each other.
  • a semiconductor layer 140 b is entirely formed on the second dielectric layer 130 b to serve as an activation layer of the top contact OTFT device 100 b , wherein the source region 150 and the drain region 160 are separated by a predetermined distance 145 and disposed on the semiconductor layer 140 b . Note that when the OTFT devices are applied to an active matrix substrate of display devices, the semiconductor layers of each OTFT device can be separated from each other.
  • FIG. 3C is a cross sections of an embodiment of a bottom contact OTFT device of the invention.
  • a bottom contact OTFT device 200 comprises a substrate 210 .
  • a first electrode layer 220 is disposed on the substrate 210 to serve as a gate electrode.
  • a hybrid multi-layered structure comprises a first dielectric layer 230 a and a second dielectric layer 230 b disposed on the substrate 210 , wherein the first dielectric layer and the second dielectric layer are solvable and substantially without an interface therebetween (as shown as pseudo-interface 235 ).
  • a second electrode layer comprising a source region 250 and a drain region 260 are separated from each other.
  • a semiconductor layer 240 is disposed on the second dielectric layer 230 b to serve as an activation layer of the bottom contact OTFT device 200 , where opposite ends of the source region 250 and the drain region 260 are covered by the semiconductor layer 240 .
  • the first dielectric layer comprises a high dielectric constant (high-k) dielectric material having an organic/inorganic hybrid material with a combination of high-k nano-particles and a photosensitive and/or a non-photosensitive polymer matrix.
  • the high-k nano-particles comprise metal oxide nano-particles, ferroelectric insulation nano-particles, or combinations thereof.
  • the metal oxide nano-particles comprise Al 2 O 3 , TiO 2 , ZrO 2 , Ta 2 O 5 , SiO 2 , BaO, HfO 2 , GeO 2 , Y 2 O 3 , CeO 2 , or combinations thereof.
  • ferroelectric insulation nano-particles comprise BaTiO 3 , SrTiO 3 , Bi 4 Ti 3 O 12 , (Ba x Sr 1-x )TiO 3 , (Ba x Zr 1-x )TiO 3 , (Pb x Zr 1-x )TiO 3 , or combinations thereof.
  • the photosensitive and/or non-photosensitive polymer matrix comprises polyimide, polyamide, polyvinyl alcohol, polyvinyl phenol, polyacrylate (PA), epoxide, polyurethane, fluoropolymer, polysiloxane, polyester, polyacrylonitrile, polystyrene, or polyethylene.
  • the second dielectric layer is formed by a solution process on the first dielectric layer such that an invisible interface substantially exists between the first and the second dielectric layers. More specifically, the solution process comprises directly forming a patterned structure.
  • the step of directly forming a patterned structure may comprise slot die coating, flexographic coating, inkjet printing, microcontact printing, nanoimprinting, or screen printing.
  • the solution process comprises forming a thin film, and then patterning it.
  • the step of forming the thin film may comprise spin coating, slot die coating, dip coating, or spraying, while the thin film may be patterned by lithography, etching, or laser ablation.
  • the second dielectric layer is soluble with the first dielectric layer, wherein the polymer material of the second dielectric layer and the first dielectric layer can be of the same polymer material or selected from different polymer materials.
  • the second dielectric layer and the first dielectric layer can be formed by different fabrication processes.
  • the high-k nano-particles in the first dielectric layer are evenly dispensed to the second dielectric layer, resulting in a smooth surface and uniform thickness of the second dielectric layer. Since the high-k nano-particles are evenly distributed in both the first and the second dielectric layers, the dielectric constant of the hybrid multi-layered structure can thus increase, ameliorating electric performance of electronic devices.
  • FIG. 4 shows electric performance of the bottom contact OTFT device of the invention.
  • the on/off ratio of the OTFT device is approximately 10 5 .
  • Carrier mobility of the OTFT device is approximately 0.075 cm 2 /Vs.
  • Threshold voltage of the OTFT device is approximately ⁇ 9V.
  • the dielectric constant of the OTFT device calculated from the capacitance-voltage (C ⁇ V) relation is approximately ⁇ 7.
  • FIG. 5A is a scanning electron microscope (SEM) cross section image illustrating the first dielectric layer formed on the substrate.
  • the first dielectric layer 450 A is a high dielectric constant (high-k) dielectric material comprising an organic/inorganic hybrid material with a combination of high-k nano-particles and a photosensitive and/or a non-photosensitive polymer matrix.
  • the first dielectric layer 450 A is formed by a solution process on the substrate 400 resulting in a rough surface.
  • FIG. 5B is a scanning electron microscope (SEM) cross section image illustrating the second dielectric layer formed on the first dielectric layer.
  • the second dielectric layer is selected from materials soluble to the first dielectric layer.
  • the high-k nano-particles are evenly distributed in the organic/inorganic hybrid high-k dielectric layer. With the dielectric constant of the hybrid multi-layered structure increased, electric performance of electronic devices are ameliorated.

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Ceramic Engineering (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Chemical & Material Sciences (AREA)
  • Composite Materials (AREA)
  • Materials Engineering (AREA)
  • Thin Film Transistor (AREA)

Abstract

Electronic devices with hybrid high-k dielectric and fabrication methods thereof. The electronic device includes a substrate. A first electrode is disposed on the substrate. Hybrid high-k multi-layers comprising a first dielectric layer and a second dielectric layer are disposed on the substrate, wherein the first dielectric layer and the second dielectric layer are solvable and substantially without interface therebetween. A second electrode is formed on the hybrid multi-layers.

Description

BACKGROUND OF THE INVENTION
1. Field of the Invention
The invention relates to electronic devices with a high dielectric constant (high-k) dielectric layer, and in particular to electronic devices with high-k dielectric including combinations of organic and/or inorganic hybrid high-k dielectric material and fabrication methods thereof.
2. Description of the Related Art
Operation of a field effect transistor (FET) is due to enough charges being induced at the interface between the semiconductor and gate insulating layer. In order to generate high current ID at low operating voltage, the FET requires high carrier mobility in its semiconductor layers, high width-to-length ratio of its channels as well as high capacitance of the FET structure. High capacitance of the FET structure depends on the thickness and dielectric constant (k) of the gate insulating layer. A thinner high-k gate insulating layer results in a high current ID at low operating voltage, thereby reducing power consumption.
U.S. Pat. No. 6,586,791, the entirety of which is hereby incorporated by reference discloses a method for forming a gate insulating layer. A suspension solution is prepared by dispensing nano-scale ceramic particles in a polymer solution. The suspension solution is then applied on a substrate by spin coating, thus forming a gate insulating layer. The gate insulating layer prepared by the conventional method, however, suffers from rough surfaces, strip defects and unevenness, resulting in high leakage in electronic devices during operation.
FIG. 1 is a cross section of a conventional organic thin film transistor (OTFT) device formed by dispensing nano-scale ceramic particles in a polymer solution. Referring to FIG. 1, an OTFT includes a heavily doped silicon substrate 10 with a metal layer 15 disposed thereon to served as a gate electrode. An insulating layer 20 is formed on the heavily doped silicon substrate 10. A source region 25 and a drain region 30 separated by a predetermined distance are formed on the insulating layer 20. An organic semiconductor layer 35 is disposed on the heavily doped silicon substrate 10 and covers the source region 25, the drain region 30, and the region therebetween. Since the insulating layer 20 is typically formed by spin coating a suspension solution and dispensing nano-scale ceramic particles in a polymer solution, the insulating layer 20 suffers from rough surfaces, strip defects and unevenness, i.e., the peak-to-valley can reach 0.3 μm for film thicknesses less than 0.6 μm, resulting in high leakage in the electronic device during operation.
U.S. Pat. No. 6,558,987, the entirety of which is hereby incorporated by reference discloses a thin film transistor (TFT) device and fabrication methods thereof. Two dielectric layers are used as a gate dielectric of a conventional TFT device. Both dielectric layers such as silicon nitride (SiNx) or silicon oxide (SiOx) respectively, are inorganic materials deposited by chemical vapor deposition (CVD). After a first dielectric layer is deposited, contaminant residue on the first dielectric layer is cleaned. A second dielectric layer is then deposited on the first dielectric layer to avoid defect generation.
U.S. Pat. No. 6,563,174, the entirety of which is hereby incorporated by reference discloses two high-k dielectric layers used as a gate dielectric of the conventional TFT device, wherein a first dielectric layer is typically silicon nitride (SiNx), while the second dielectric layer is a metal oxide such as BaTiO3, CaZrO3, or SrSnO3. The second dielectric layer improves crystallinity of the semiconductor layer (e.g., ZnO) to improve carrier mobility of the TFT devices.
U.S. Pat. No. 7,005,674, the entirety of which is hereby incorporated by reference discloses an organic thin film transistor (OTFT) structure and fabrication method thereof. Two organic dielectric layers are used as a gate dielectric of the OTFT device, wherein the first dielectric layer is a high-k dielectric layer, and the second dielectric layer is a polymer covering the first dielectric layer, thereby matching the semiconductor of the OTFT device and improving performance of the device.
FIG. 2 is a cross section of another conventional organic thin film transistor (OTFT) device. Referring to FIG. 2, an organic thin film transistor includes a substrate 50 with a gate electrode 55 thereon. A first insulating layer 60 is disposed on the substrate 50 covering the gate electrode 55. A second insulating layer 65 is disposed on the first insulating layer 60. An organic semiconductor layer 70 is disposed on the second insulating layer 65. A source region 80 and a drain region 90 separated by a predetermined distance are formed on the organic semiconductor layer 70. Although the second insulating layer can improve original interface properties between the organic semiconductor layer 70 and the high-k first dielectric layer 65, due to the rough interface between the second insulating layer 65 and the first insulating layer 60, high leakage for electronic devices during operation often occur. Thus, decreasing performance efficiency.
The aforementioned conventional OTFT devices include a two-layered dielectric structure as the gated dielectric layer of the OTFT device. The dielectric constant of the second dielectric layer is typically lower than that of the first dielectric layer such that increasing the dielectric constant is limited. Thus, limiting applications of the OTFT devices.
BRIEF SUMMARY OF THE INVENTION
A detailed description is given in the following embodiments with reference to the accompanying drawings.
The invention relates to a fabrication method for electronic devices with high-k dielectric layers by a solution process. Dispersion of nano-scale high-k particles in polymer solution is improved, thus improving surface condition of the high-k dielectric layer and enhancing electronic device performance. The second dielectric layer of the electronic device is formed by a solution process on the first dielectric layer such that an invisible interface substantially exists between the first and the second dielectric layers, thereby preventing high leakage in electronic devices during operation.
An embodiment of the invention provides an electronic device with hybrid high-k dielectric, comprising: a substrate; a first electrode disposed on the substrate; a hybrid multi-layers comprising a first dielectric layer and a second dielectric layer disposed on the substrate, wherein the first dielectric layer and the second dielectric layer are solvable and substantially without an interface therebetween; and a second electrode is disposed on the hybrid multi-layers.
Another embodiment of the invention further provides a method for manufacturing an electronic device with hybrid high-k dielectric. A substrate is provided. A first electrode is formed on the substrate. A first dielectric layer and a second dielectric layer are sequentially formed creating hybrid multi-layers, wherein the first dielectric layer and the second dielectric layer are solvable and substantially without an interface therebetween. A second electrode is formed on the hybrid multi-layers.
BRIEF DESCRIPTION OF THE DRAWINGS
The present invention can be more fully understood by reading the subsequent detailed description and examples with references made to the accompanying drawings, wherein:
FIG. 1 is a cross section of a conventional organic thin film transistor (OTFT) device formed by dispensing nano-scale ceramic particles in polymer solution;
FIG. 2 is a cross section of another conventional organic thin film transistor (OTFT) device;
FIGS. 3A-3B are cross sections of an exemplary embodiment of OTFT devices of the invention;
FIG. 3C is cross sections of an exemplary embodiment of a bottom contact OTFT device of the invention;
FIG. 4 shows the electrical performance of the bottom contact OTFT device of the invention
FIG. 5A is a scanning electron microscope (SEM) cross section image illustrating the first dielectric layer formed on the substrate; and
FIG. 5B is a scanning electron microscope (SEM) cross section image illustrating the second dielectric layer formed on the first dielectric layer.
 DETAILED DESCRIPTION OF THE INVENTION
The following description is of the mode of carrying out the invention. This description is made for the purpose of illustrating the general principles of the invention and should not be taken in a limiting sense. The scope of the invention is best determined by reference to the appended claims.
Embodiments of the invention provide applying a solvable second dielectric layer on the first dielectric layer to create an organic/inorganic hybrid high-k dielectric layer which improves dispersion of nano-scale high-k particles in a polymer solution and surface roughness of the hybrid high-k dielectric layer, thereby enhancing performance of a device. An exemplary electronic device with hybrid high-k dielectric multi-layers of the invention comprises a substrate, a first electrode disposed on the substrate, a hybrid multi-layers comprising a first dielectric layer and a second dielectric layer disposed on the substrate, wherein the first dielectric layer and the second dielectric layer are solvable and substantially without an interface therebetween, and a second electrode disposed on the hybrid multi-layers. Examples of the electronic device comprise a field effect transistor, an organic thin film transistor (OTFT), an inorganic thin film transistor, or a metal-insulator-metal (MIM) capacitor.
FIGS. 3A-3B are cross sections of an embodiment of OTFT devices of the invention. Referring to FIG. 3A, a top contact OTFT device 100 a comprises a substrate 110. A first electrode layer 120 is disposed on the substrate 110 to serve as a gate electrode. A hybrid multi-layered structure comprises a first dielectric layer 130 a and a second dielectric layer 130 b disposed on the substrate 110, wherein the first dielectric layer and the second dielectric layer are solvable and substantially without an interface therebetween (as shown as pseudo-interface 135). A second electrode layer comprising a source region 150 and a drain region 160 are separated from each other. A patterned semiconductor layer 140 a is disposed on the second dielectric layer 130 b to serve as an activation layer of the top contact OTFT device 100 a, where both ends of the semiconductor layer 140 a are partly covered by the source region 150 and the drain region 160, respectively. Furthermore, the source region 150 and the drain region 160 are separated by a predetermined distance 145.
The semiconductor layers of the top contact OTFT device of the invention are not limited to the aforementioned pattern. For example, referring to FIG. 3B, a top contact OTFT device 100 b comprises a substrate 110. A first electrode layer 120 is disposed on the substrate 110 to serve as a gate electrode. A hybrid multi-layered structure comprises a first dielectric layer 130 a and a second dielectric layer 130 b disposed on the substrate 110, wherein the first dielectric layer and the second dielectric layer are solvable and substantially without an interface therebetween (as shown as pseudo-interface 135). A second electrode layer comprising a source region 150 and a drain region 160 are separated from each other. A semiconductor layer 140 b is entirely formed on the second dielectric layer 130 b to serve as an activation layer of the top contact OTFT device 100 b, wherein the source region 150 and the drain region 160 are separated by a predetermined distance 145 and disposed on the semiconductor layer 140 b. Note that when the OTFT devices are applied to an active matrix substrate of display devices, the semiconductor layers of each OTFT device can be separated from each other.
FIG. 3C is a cross sections of an embodiment of a bottom contact OTFT device of the invention. Referring to FIG. 3C, a bottom contact OTFT device 200 comprises a substrate 210. A first electrode layer 220 is disposed on the substrate 210 to serve as a gate electrode. A hybrid multi-layered structure comprises a first dielectric layer 230 a and a second dielectric layer 230 b disposed on the substrate 210, wherein the first dielectric layer and the second dielectric layer are solvable and substantially without an interface therebetween (as shown as pseudo-interface 235). A second electrode layer comprising a source region 250 and a drain region 260 are separated from each other. A semiconductor layer 240 is disposed on the second dielectric layer 230 b to serve as an activation layer of the bottom contact OTFT device 200, where opposite ends of the source region 250 and the drain region 260 are covered by the semiconductor layer 240.
According to some embodiments of the invention, the first dielectric layer comprises a high dielectric constant (high-k) dielectric material having an organic/inorganic hybrid material with a combination of high-k nano-particles and a photosensitive and/or a non-photosensitive polymer matrix. The high-k nano-particles comprise metal oxide nano-particles, ferroelectric insulation nano-particles, or combinations thereof. For example, the metal oxide nano-particles comprise Al2O3, TiO2, ZrO2, Ta2O5, SiO2, BaO, HfO2, GeO2, Y2O3, CeO2, or combinations thereof. Furthermore, the ferroelectric insulation nano-particles comprise BaTiO3, SrTiO3, Bi4Ti3O12, (BaxSr1-x)TiO3, (BaxZr1-x)TiO3, (PbxZr1-x)TiO3, or combinations thereof.
The photosensitive and/or non-photosensitive polymer matrix comprises polyimide, polyamide, polyvinyl alcohol, polyvinyl phenol, polyacrylate (PA), epoxide, polyurethane, fluoropolymer, polysiloxane, polyester, polyacrylonitrile, polystyrene, or polyethylene. The second dielectric layer is formed by a solution process on the first dielectric layer such that an invisible interface substantially exists between the first and the second dielectric layers. More specifically, the solution process comprises directly forming a patterned structure. For example, the step of directly forming a patterned structure may comprise slot die coating, flexographic coating, inkjet printing, microcontact printing, nanoimprinting, or screen printing. Alternatively, the solution process comprises forming a thin film, and then patterning it. For example, the step of forming the thin film may comprise spin coating, slot die coating, dip coating, or spraying, while the thin film may be patterned by lithography, etching, or laser ablation. Note that the second dielectric layer is soluble with the first dielectric layer, wherein the polymer material of the second dielectric layer and the first dielectric layer can be of the same polymer material or selected from different polymer materials. Alternatively, the second dielectric layer and the first dielectric layer can be formed by different fabrication processes. As a result, the high-k nano-particles in the first dielectric layer are evenly dispensed to the second dielectric layer, resulting in a smooth surface and uniform thickness of the second dielectric layer. Since the high-k nano-particles are evenly distributed in both the first and the second dielectric layers, the dielectric constant of the hybrid multi-layered structure can thus increase, ameliorating electric performance of electronic devices.
FIG. 4 shows electric performance of the bottom contact OTFT device of the invention. Referring to FIG. 4, the on/off ratio of the OTFT device is approximately 105. Carrier mobility of the OTFT device is approximately 0.075 cm2/Vs. Threshold voltage of the OTFT device is approximately −9V. The dielectric constant of the OTFT device calculated from the capacitance-voltage (C−V) relation is approximately ≧7.
FIG. 5A is a scanning electron microscope (SEM) cross section image illustrating the first dielectric layer formed on the substrate. Referring to FIG. 5A, the first dielectric layer 450A is a high dielectric constant (high-k) dielectric material comprising an organic/inorganic hybrid material with a combination of high-k nano-particles and a photosensitive and/or a non-photosensitive polymer matrix. The first dielectric layer 450A is formed by a solution process on the substrate 400 resulting in a rough surface.
FIG. 5B is a scanning electron microscope (SEM) cross section image illustrating the second dielectric layer formed on the first dielectric layer. Referring to FIG. 5B, the second dielectric layer is selected from materials soluble to the first dielectric layer. After the second dielectric layer is formed by a solution process on the first dielectric layer such that an organic/inorganic hybrid high-k dielectric layer 450B with an invisible interface is formed, the high-k nano-particles are evenly distributed in the organic/inorganic hybrid high-k dielectric layer. With the dielectric constant of the hybrid multi-layered structure increased, electric performance of electronic devices are ameliorated.
While the invention has been described by way of example and in terms of the embodiments, it is to be understood that the invention is not limited to the disclosed embodiments. To the contrary, it is intended to cover various modifications and similar arrangements (as would be apparent to those skilled in the art). Therefore, the scope of the appended claims should be accorded the broadest interpretation so as to encompass all such modifications and similar arrangements.

Claims (11)

1. An electronic device with hybrid high-k dielectric, comprising:
a substrate;
a first electrode disposed on the substrate;
a hybrid dielectric structure comprising a first part of dielectric layer and a second part of dielectric layer disposed on the substrate, wherein the first part of dielectric layer and the second part of dielectric layer are solvable with each other and substantially without an interface therebetween; and
a second electrode disposed on the hybrid dielectric structure,
wherein the first part of dielectric layer comprises a high dielectric constant (high-k) dielectric material comprising an organic/inorganic hybrid material with a combination of high-k nano-particles and a photosensitive and/or a non-photosensitive polymer matrix.
2. The electronic device as claimed in claim 1, wherein the electronic device comprises a field effect transistor, an organic thin film transistor (OTFT), an inorganic thin film transistor, or a metal-insulator-metal (MIM) capacitor.
3. The electronic device as claimed in claim 2, wherein the OTFT comprises a top contact transistor structure, wherein the second electrode comprises distanced source and drain regions and a semiconductor layer serves as an activation layer of the OTFT, and wherein the semiconductor layer is covered by the distanced source and drain regions.
4. The electronic device as claimed in claim 2, wherein the OTFT comprises a bottom contact transistor structure, wherein the second electrode comprises distanced source and drain regions and a semiconductor layer serves as an activation layer of the OTFT, and wherein the distanced source and drain regions are partly covered by the semiconductor layer.
5. The electronic device as claimed in claim 1, wherein the high-k nano-particles comprise metal oxide nano-particles, ferroelectric insulation nano-particles, or combinations thereof.
6. The electronic device as claimed in claim 5, wherein the metal oxide nano-particles comprise Al2O3, TiO2, ZrO2, Ta2O5, SiO2, BaO, HfO2, GeO2, Y2O3, CeO2, or combinations thereof.
7. The electronic device as claimed in claim 5, wherein the ferroelectric insulation nano-particles comprise BaTiO3, SrTiO3, Bi4Ti3O12, (BaxSr1-x)TiO3, (BaxZr1-x)TiO3, (PbxZr1-x)TiO3, or combinations thereof.
8. The electronic device as claimed in claim 1, wherein the photosensitive and/or non-photosensitive polymer matrix comprises polyimide, polyamide, polyvinyl alcohol, polyvinyl phenol, polyacrylate (PA), epoxide, polyurethane, fluoropolymer, polysiloxane, polyester, polyacrylonitrile, polystyrene, or polyethylene.
9. The electronic device as claimed in claim 1, wherein the second part of dielectric layer is soluble to the first part of dielectric layer, and wherein the second part of dielectric layer and the first part of dielectric layer are of the same polymer material.
10. The electronic device as claimed in claim 1, wherein the second part of dielectric layer is soluble to the first part of dielectric layer, and wherein the second part of dielectric layer and the first part of dielectric layer are of different polymer materials.
11. The electronic device as claimed in claim 1, wherein the second part of dielectric layer is formed by a solution process on the first part of dielectric layer such that an invisible interface substantially exists between the first and the second part of dielectric layers.
US11/849,460 2006-12-25 2007-09-04 Electronic devices with hybrid high-k dielectric and fabrication methods thereof Expired - Fee Related US7842946B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US12/332,794 US20090087944A1 (en) 2006-12-25 2008-12-11 Electronic devices with hybrid high-k dielectric and fabrication methods thereof

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
TWTW95148763 2006-12-25
TW95148763A 2006-12-25
TW095148763A TWI323034B (en) 2006-12-25 2006-12-25 Electronic devices with hybrid high-k dielectric and fabrication methods thereof

Related Child Applications (1)

Application Number Title Priority Date Filing Date
US12/332,794 Division US20090087944A1 (en) 2006-12-25 2008-12-11 Electronic devices with hybrid high-k dielectric and fabrication methods thereof

Publications (2)

Publication Number Publication Date
US20080149922A1 US20080149922A1 (en) 2008-06-26
US7842946B2 true US7842946B2 (en) 2010-11-30

Family

ID=39541536

Family Applications (2)

Application Number Title Priority Date Filing Date
US11/849,460 Expired - Fee Related US7842946B2 (en) 2006-12-25 2007-09-04 Electronic devices with hybrid high-k dielectric and fabrication methods thereof
US12/332,794 Abandoned US20090087944A1 (en) 2006-12-25 2008-12-11 Electronic devices with hybrid high-k dielectric and fabrication methods thereof

Family Applications After (1)

Application Number Title Priority Date Filing Date
US12/332,794 Abandoned US20090087944A1 (en) 2006-12-25 2008-12-11 Electronic devices with hybrid high-k dielectric and fabrication methods thereof

Country Status (2)

Country Link
US (2) US7842946B2 (en)
TW (1) TWI323034B (en)

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20110147891A1 (en) * 2008-08-26 2011-06-23 Nxp B.V. Capacitor and a method of manufacturing the same
US9343233B2 (en) 2013-04-11 2016-05-17 Georgia Tech Research Corporation Additively deposited electronic components and methods for producing the same
CN106226378A (en) * 2016-07-13 2016-12-14 电子科技大学 A kind of nitrogen dioxide sensor being embedded with fluoropolymer and preparation method thereof
US12087810B2 (en) 2021-09-14 2024-09-10 Samsung Electronics Co., Ltd. Capacitor and electronic device including the same

Families Citing this family (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TW200935607A (en) * 2008-02-05 2009-08-16 Univ Yuan Ze Ceramic MESFET device and a manufacturing method therefor
US8309640B2 (en) * 2008-05-23 2012-11-13 Sabic Innovative Plastics Ip B.V. High dielectric constant laser direct structuring materials
US8753546B2 (en) 2009-12-07 2014-06-17 Nanjing University Composite material with dielectric properties and preparation method thereof
US9041082B2 (en) 2010-10-07 2015-05-26 International Business Machines Corporation Engineering multiple threshold voltages in an integrated circuit
TWI423492B (en) * 2010-12-03 2014-01-11 Univ Nat Taiwan Science Tech Organic thin field transistor and processing method thereof
KR102450399B1 (en) * 2015-10-06 2022-09-30 삼성전자주식회사 Thin film transistor, method of manufacturing same, and electronic device including thin same
WO2018004651A1 (en) * 2016-07-01 2018-01-04 Intel Corporation Capacitor including multilayer dielectric stack
WO2018017360A2 (en) * 2016-07-19 2018-01-25 Applied Materials, Inc. High-k dielectric materials comprising zirconium oxide utilized in display devices
US10256191B2 (en) 2017-01-23 2019-04-09 International Business Machines Corporation Hybrid dielectric scheme for varying liner thickness and manganese concentration
JP6909977B2 (en) * 2017-09-12 2021-07-28 パナソニックＩｐマネジメント株式会社 Noise reduction device, mobile device, and noise reduction method
US11302685B2 (en) * 2017-11-17 2022-04-12 Board Of Trustees Of Michigan State University Fully-printed stretchable thin-film transistors and integrated logic circuits
JP6989207B2 (en) 2018-05-15 2022-01-05 住友電工デバイス・イノベーション株式会社 Capacitor manufacturing method
US10763212B1 (en) * 2019-04-18 2020-09-01 Nanya Technology Corporation Semiconductor structure

Citations (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6433359B1 (en) 2001-09-06 2002-08-13 3M Innovative Properties Company Surface modifying layers for organic thin film transistors
US6558987B2 (en) 1999-12-20 2003-05-06 Lg.Philips Lcd Co., Ltd. Thin film transistor and method of fabricating the same
US6563174B2 (en) 2001-09-10 2003-05-13 Sharp Kabushiki Kaisha Thin film transistor and matrix display device
US6586791B1 (en) 2000-07-19 2003-07-01 3M Innovative Properties Company Transistor insulator layer incorporating superfine ceramic particles
US7005674B2 (en) * 2003-07-03 2006-02-28 Samsung Electronics Co., Ltd. Organic thin film transistor comprising multi-layered gate insulator
US7029945B2 (en) * 2001-12-19 2006-04-18 Merck Patent Gmbh Organic field effect transistor with an organic dielectric
US20060180809A1 (en) 2005-02-16 2006-08-17 Samsung Electronics Co., Ltd. Organic insulator composition comprising high dielectric constant insulator dispersed in hyperbranched polymer and organic thin film transistor using the same
US20060214154A1 (en) * 2005-03-24 2006-09-28 Eastman Kodak Company Polymeric gate dielectrics for organic thin film transistors and methods of making the same
US7170093B2 (en) * 2004-11-05 2007-01-30 Xerox Corporation Dielectric materials for electronic devices
US7456424B2 (en) * 2004-12-14 2008-11-25 Xerox Corporation Thin film transistors including indolocarbozoles
US7459721B2 (en) * 2003-09-19 2008-12-02 Canon Kabushiki Kaisha Field effect type organic transistor and process for production thereof

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1186822C (en) * 2002-09-23 2005-01-26 中国科学院长春应用化学研究所 Organic film transistor and preparing method
US20060231908A1 (en) * 2005-04-13 2006-10-19 Xerox Corporation Multilayer gate dielectric

Patent Citations (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6558987B2 (en) 1999-12-20 2003-05-06 Lg.Philips Lcd Co., Ltd. Thin film transistor and method of fabricating the same
US6586791B1 (en) 2000-07-19 2003-07-01 3M Innovative Properties Company Transistor insulator layer incorporating superfine ceramic particles
US6433359B1 (en) 2001-09-06 2002-08-13 3M Innovative Properties Company Surface modifying layers for organic thin film transistors
US6563174B2 (en) 2001-09-10 2003-05-13 Sharp Kabushiki Kaisha Thin film transistor and matrix display device
US7029945B2 (en) * 2001-12-19 2006-04-18 Merck Patent Gmbh Organic field effect transistor with an organic dielectric
US7005674B2 (en) * 2003-07-03 2006-02-28 Samsung Electronics Co., Ltd. Organic thin film transistor comprising multi-layered gate insulator
US7459721B2 (en) * 2003-09-19 2008-12-02 Canon Kabushiki Kaisha Field effect type organic transistor and process for production thereof
US7170093B2 (en) * 2004-11-05 2007-01-30 Xerox Corporation Dielectric materials for electronic devices
US7456424B2 (en) * 2004-12-14 2008-11-25 Xerox Corporation Thin film transistors including indolocarbozoles
US20060180809A1 (en) 2005-02-16 2006-08-17 Samsung Electronics Co., Ltd. Organic insulator composition comprising high dielectric constant insulator dispersed in hyperbranched polymer and organic thin film transistor using the same
US20060214154A1 (en) * 2005-03-24 2006-09-28 Eastman Kodak Company Polymeric gate dielectrics for organic thin film transistors and methods of making the same

Cited By (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20110147891A1 (en) * 2008-08-26 2011-06-23 Nxp B.V. Capacitor and a method of manufacturing the same
US8697516B2 (en) * 2008-08-26 2014-04-15 Nxp, B.V. Capacitor and a method of manufacturing the same
US9343233B2 (en) 2013-04-11 2016-05-17 Georgia Tech Research Corporation Additively deposited electronic components and methods for producing the same
CN106226378A (en) * 2016-07-13 2016-12-14 电子科技大学 A kind of nitrogen dioxide sensor being embedded with fluoropolymer and preparation method thereof
CN106226378B (en) * 2016-07-13 2019-03-12 电子科技大学 One kind is embedded with fluoropolymer-containing nitrogen dioxide sensor and preparation method thereof
US12087810B2 (en) 2021-09-14 2024-09-10 Samsung Electronics Co., Ltd. Capacitor and electronic device including the same

Also Published As

Publication number Publication date
US20090087944A1 (en) 2009-04-02
TWI323034B (en) 2010-04-01
US20080149922A1 (en) 2008-06-26
TW200828570A (en) 2008-07-01

Similar Documents

Publication Publication Date Title
US7842946B2 (en) Electronic devices with hybrid high-k dielectric and fabrication methods thereof
US8476106B2 (en) Transparent nonvolatile memory thin film transistor and method of manufacturing the same
US9536993B2 (en) Thin film transistor and method for manufacturing thin film transistor
KR20040060443A (en) Capacitor of a semiconductor device and manufacturing method whereof
KR100947064B1 (en) Capacitor of semiconductor device and memory device having the same
US20070181871A1 (en) Organic thin film transistor using ultra-thin metal oxide as gate dielectric and fabrication method thereof
CN106611815A (en) Resistive random access memory device
US20040061157A1 (en) Semiconductor device
JP2008147662A (en) Transistor device
CN101221981B (en) Electronic component with mixed high dielectric material layer and manufacturing method thereof
US6548854B1 (en) Compound, high-K, gate and capacitor insulator layer
US11120946B2 (en) Micro-electronic electrode assembly
KR102180242B1 (en) High-permittivity transistor and manufacturing method thereof
US7648852B2 (en) Low-voltage organic thin film transistor and fabrication method thereof
US20070293014A1 (en) Method for forming metal-insulator-metal capacitor of semiconductor device
JP4926378B2 (en) Display device and manufacturing method thereof
US7067921B2 (en) Method for fabricating a metal-insulator-metal capacitor in a semiconductor device
KR100592266B1 (en) Manufacturing method of organic thin film transistor
US8901705B2 (en) 3D integration of a MIM capacitor and a resistor
US7338855B2 (en) Method for fabricating semiconductor device
KR100758872B1 (en) Organic Thin Film Transistor with High Efficeincy and Method thereof
US20070045612A1 (en) Organic thin film transistor and fabricating method thereof
US20080123246A1 (en) Semiconductor device and method for fabricating the same
TW202435369A (en) Method for manufacturing circuit unit with coplanar structure
CN114023696A (en) Ferroelectric field effect transistor and preparation method thereof

Legal Events

Date Code Title Description
AS Assignment

Owner name: INDUSTRIAL TECHNOLOGY RESEARCH INSTITUTE, TAIWAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:LIN, WEI-LING;WEN, JIING-FA;LEE, WEN-HSI;AND OTHERS;REEL/FRAME:019788/0135

Effective date: 20070827

FPAY Fee payment

Year of fee payment: 4

FEPP Fee payment procedure

Free format text: MAINTENANCE FEE REMINDER MAILED (ORIGINAL EVENT CODE: REM.)

LAPS Lapse for failure to pay maintenance fees

Free format text: PATENT EXPIRED FOR FAILURE TO PAY MAINTENANCE FEES (ORIGINAL EVENT CODE: EXP.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

STCH Information on status: patent discontinuation

Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362

FP Lapsed due to failure to pay maintenance fee

Effective date: 20181130