US7759808B2 - Semiconductor substrate including first and second recognition marks and method for manufacturing semiconductor device - Google Patents

Semiconductor substrate including first and second recognition marks and method for manufacturing semiconductor device Download PDF

Info

Publication number
US7759808B2
US7759808B2 US12/285,831 US28583108A US7759808B2 US 7759808 B2 US7759808 B2 US 7759808B2 US 28583108 A US28583108 A US 28583108A US 7759808 B2 US7759808 B2 US 7759808B2
Authority
US
United States
Prior art keywords
recognition mark
line
pattern shape
dividing line
semiconductor substrate
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related, expires
Application number
US12/285,831
Other versions
US20090102071A1 (en
Inventor
Osamu Kindo
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Longitude Semiconductor SARL
Original Assignee
Elpida Memory Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Elpida Memory Inc filed Critical Elpida Memory Inc
Assigned to ELPIDA MEMORY, INC. reassignment ELPIDA MEMORY, INC. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: KINDO, OSAMU
Publication of US20090102071A1 publication Critical patent/US20090102071A1/en
Application granted granted Critical
Publication of US7759808B2 publication Critical patent/US7759808B2/en
Assigned to ELPIDA MEMORY INC. reassignment ELPIDA MEMORY INC. SECURITY AGREEMENT Assignors: PS4 LUXCO S.A.R.L.
Assigned to PS4 LUXCO S.A.R.L. reassignment PS4 LUXCO S.A.R.L. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: ELPIDA MEMORY, INC.
Assigned to LONGITUDE SEMICONDUCTOR S.A.R.L. reassignment LONGITUDE SEMICONDUCTOR S.A.R.L. CHANGE OF NAME (SEE DOCUMENT FOR DETAILS). Assignors: PS5 LUXCO S.A.R.L.
Assigned to PS5 LUXCO S.A.R.L. reassignment PS5 LUXCO S.A.R.L. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: PS4 LUXCO S.A.R.L.
Expired - Fee Related legal-status Critical Current
Adjusted expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/544—Marks applied to semiconductor devices or parts, e.g. registration marks, alignment structures, wafer maps
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/93—Batch processes
    • H01L24/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
    • H01L24/97—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
    • H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
    • H01L21/561—Batch processing
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2221/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof covered by H01L21/00
    • H01L2221/67—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere
    • H01L2221/683—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping
    • H01L2221/68304—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
    • H01L2221/68327—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support used during dicing or grinding
    • H01L2221/68331—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support used during dicing or grinding of passive members, e.g. die mounting substrate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2223/00—Details relating to semiconductor or other solid state devices covered by the group H01L23/00
    • H01L2223/544—Marks applied to semiconductor devices or parts
    • H01L2223/5442—Marks applied to semiconductor devices or parts comprising non digital, non alphanumeric information, e.g. symbols
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2223/00—Details relating to semiconductor or other solid state devices covered by the group H01L23/00
    • H01L2223/544—Marks applied to semiconductor devices or parts
    • H01L2223/54426—Marks applied to semiconductor devices or parts for alignment
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2223/00—Details relating to semiconductor or other solid state devices covered by the group H01L23/00
    • H01L2223/544—Marks applied to semiconductor devices or parts
    • H01L2223/54473—Marks applied to semiconductor devices or parts for use after dicing
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805—Shape
    • H01L2224/4809—Loop shape
    • H01L2224/48091—Arched
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/93—Batch processes
    • H01L2224/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
    • H01L2224/97—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
    • H01L23/3121—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation
    • H01L23/3128—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation the substrate having spherical bumps for external connection
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01005—Boron [B]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01006—Carbon [C]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01033—Arsenic [As]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/1517—Multilayer substrate
    • H01L2924/15182—Fan-in arrangement of the internal vias
    • H01L2924/15184—Fan-in arrangement of the internal vias in different layers of the multilayer substrate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/153—Connection portion
    • H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
    • H01L2924/15311—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181—Encapsulation
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S438/00—Semiconductor device manufacturing: process
    • Y10S438/975—Substrate or mask aligning feature

Definitions

  • the present invention relates to a semiconductor substrate having a plurality of semiconductor elements arrayed and implemented thereon in a manufacturing process of a semiconductor device, and a method for manufacturing a semiconductor device using the semiconductor substrate.
  • a semiconductor package In recent years, the requirement has arisen for semiconductor device (hereinafter referred to as a semiconductor package) is required to be miniaturized so that they can be mounted on a small electronic equipment such as a portable telephone. For this reason, in a BGA (Ball Grid Array) type of a semiconductor package, miniaturizing the semiconductor package is proceeded by making a wiring board having a semiconductor element (hereinafter referred to as a semiconductor chip) that is to be mounted thereon smaller.
  • a BGA All Grid Array
  • the progress for manufacturing a semiconductor package includes a step of dicing the substrate, which is the step of cutting the semiconductor substrate, on which a plurality of the semiconductor chips have been implemented, along a dividing line (hereinafter referred to as dicing line) into individual semiconductor packages and separating them. Accordingly, it has become necessary to enhance the accuracy of the dicing position of the wiring board.
  • Such a process of dicing a substrate includes: firstly detecting the position of a semiconductor substrate by making a recognition camera that has a comparatively low magnification and a wide field of view recognize a large recognition mark which is arranged in four corners of the semiconductor substrate and which can be comparatively easily detected; subsequently detecting the position of a dicing line by making the recognition camera which has retained the magnification, as is, recognize a pattern shape that configures the recognition mark arranged on each dicing line; and finally dicing the semiconductor substrate while referring to the position of the detected dicing line.
  • the method uses a recognition camera of low magnification when making the camera recognize the position of the dicing line by using the recognition mark. Therefore, the accuracy in the method is shown to be inferior to the processing accuracy in a process of dicing wafers when a recognition camera that has high magnification is caused to recognize the dicing position.
  • the wiring board has recognition marks that have a rectangle of 0.3 mm ⁇ 0.5 mm arranged on lines that extend from the dicing lines for cutting the substrate into individual semiconductor packages in the perimeter of the wiring board.
  • the patent publication also discloses a method for dicing the wiring board through recognizing the position of the dicing line while referring to the two recognition marks in positions that face each other.
  • the recognition mark provided on the wiring board is formed by an etching technique or the like simultaneously with the formation of the wiring pattern which will become a product. For this reason, when the wiring pattern is etched in the process of manufacturing the wiring board, a so-called sag is formed which means that a broken shape in one part of the perimeter of the pattern shape that configures the recognition mark occurs due to dissolution by an etchant. Such a sag in the pattern shape is more remarkable when the wiring pattern formed in the wiring board is made more microscopic. Accordingly, it is difficult to make a shape having a fine pattern shape with such accuracy that the pattern center can be stably detected.
  • the camera cannot stably recognize the position of the pattern center, which causes the misalignment of the dicing position of the wiring board.
  • the wiring pattern of the wiring board and a wire for electrically connecting the wiring board with the semiconductor chip may be cut.
  • the pattern shape that configures the recognition mark that causes a dicing device to recognize the dicing position be a characteristic shape so as to make the dicing device easily detect the recognition mark, and it is desirable that the pattern shape have a symmetric shape so as to enable the dicing device to have sufficient accuracy. It is also thought that the pattern shape that configures the recognition mark should be into a fine shape in order to achieve further accurate recognition with the use of a recognition camera having high magnification and a narrow field of view. However, when the recognition mark is formed to have a fine pattern shape in the step of forming the wiring pattern on the substrate, the pattern shape in the recognition mark will vary and consequently becomes unusable as the pattern shape. Then, it is difficult to employ a method of detecting the position by using a recognition camera having high magnification in the step of dicing the substrate, and accordingly it is necessary to secure large dimensional tolerance, which prevents miniaturization of the semiconductor package.
  • the recognition mark disclosed in the above described Patent document 1 has a problem in which the a corner part of the pattern shape which is formed into a rectangle is dissolved in the etchant which causes the pattern shape to easily break which causes the recognition mark be barely detectable.
  • the pattern shape of the recognition mark is formed into a rectangle which is similar to the wiring pattern formed on the wiring board, which causes a problem that one part of the wiring pattern is easy to be wrongly recognized as the recognition pattern.
  • the present invention seeks to solve one or more of above problems, or to improve upon those problems at least in part.
  • a first semiconductor substrate comprises: a plurality of semiconductor elements which are arrayed in a matrix form and which are implemented thereon; a dividing line for cutting the plurality of the implemented semiconductor elements into the individual elements and separating them; a first recognition mark which is arranged in the frame part of the perimeter of the implementation region having a plurality of semiconductor elements implemented therein so that the position of the semiconductor substrate can be macroscopically detected by detecting means; and a second recognition mark which is formed into a smaller shape than the first recognition mark so that the position of the dividing line can be microscopically detected by detecting means.
  • the second recognition mark is arranged so that its center line is positioned on a line that extends from the dividing line, and has a pattern shape which is formed so as to be linearly symmetric with respect to the center line.
  • the pattern shape is formed so that the ratio in a direction parallel to the dividing line is larger than that in a direction perpendicular to the dividing line, and includes a flow region for promoting the flow of the etchant in order to form the pattern shape.
  • a second semiconductor substrate comprises: a plurality of semiconductor elements which are arrayed in a matrix form and which are implemented thereon; a dividing line for cutting the plurality of the implemented semiconductor elements into individual elements and separating them; a first recognition mark which is arranged in the frame part of the perimeter of the implementation region having a plurality of semiconductor elements implemented therein so that the position of the semiconductor substrate can be macroscopically detected by detecting means; a second recognition mark which is formed into a smaller shape than the first recognition mark so that the position of the dividing line can be microscopically detected by detecting means.
  • the second recognition mark is arranged so that its center line is positioned on a line that extends from the dividing line, and has a pattern shape which is formed so as to be linearly symmetric with respect to the center line.
  • the pattern shape is configured by a combination of a plurality of simple figures.
  • a method for manufacturing a semiconductor device includes: a first step of preparing a semiconductor substrate according to the above described present invention, and detecting a position of the semiconductor substrate by making a recognition camera recognize a first recognition mark; a second step of detecting a position of a dividing line of the semiconductor substrate by making the recognition camera having increased magnification recognize a second recognition mark; and a third step of cutting the semiconductor substrate along the dividing line.
  • the manufacturing method according to the present invention can improve detection accuracy for detecting the position of a second recognition mark having a fine pattern shape. Accordingly, the manufacturing method according to the present invention can decrease the dimensional tolerance of a semiconductor substrate and miniaturize a semiconductor device.
  • FIG. 1 is a plan view illustrating a semiconductor packaging substrate according to an exemplary embodiment
  • FIG. 2 is a plan view illustrating a second recognition mark on the above described semiconductor packaging substrate
  • FIGS. 3A , 3 B, 3 C, 3 D and 3 E are sectional views for describing a method for manufacturing a semiconductor device with the use of the above described semiconductor packaging substrate;
  • FIGS. 4A , 4 B and 4 C are views for describing a first recognition mark and a second recognition mark on the above described semiconductor packaging substrate;
  • FIG. 5 is a sectional view illustrating a step of dicing a substrate
  • FIGS. 6A and 6B are plan views illustrating other examples of the above described second recognition mark
  • FIG. 7 is a plan view illustrating another semiconductor packaging substrate which is provided with the above described second recognition mark
  • FIG. 8 is a plan view illustrating another semiconductor packaging substrate which is provided with another second recognition mark.
  • FIG. 9 is a plan view for describing a cutting method in a step of dicing a substrate.
  • FIG. 1 illustrates a plan view of semiconductor packaging substrate 1 according to a first exemplary embodiment.
  • semiconductor packaging substrate 1 according to a first embodiment of the present invention includes: implementation region 2 in which a plurality of semiconductor chips are arrayed in a matrix form and implemented; frame part 3 that forms a quadrangle arranged in the perimeter of implementation region 2 ; and a plurality of dicing lines 4 (dividing line) for cutting a plurality of the semiconductor chips which are implemented in implementation region 2 into individual chips and for separating them.
  • a plurality of unit substrates 2 a configuring semiconductor packages are arrayed in a matrix form.
  • a plurality of first recognition marks 11 are arranged so as to make a recognition camera (not shown), which is detecting means, macroscopically detect the position of semiconductor packaging substrate 1
  • a plurality of second recognition marks 12 are also arranged so as to make the recognition camera microscopically detect the position of dicing line 4 , respectively.
  • First recognition marks 11 are arranged at four corners of frame part 3 respectively, and have a cross-shaped pattern.
  • Second recognition mark 12 is formed into a smaller size than first recognition mark 11 , and is arranged on a line that extends from dicing line 4 , within frame part 3 .
  • this first recognition mark 11 is formed so as to have a diameter of approximately 1 mm
  • second recognition mark 12 is formed so as to have a diameter of approximately 400 ⁇ m.
  • First recognition mark 11 and second recognition mark 12 are exposed from circular opening 6 that is made in a solder resist which covers semiconductor packaging substrate 1 .
  • Second recognition mark 12 is arranged so that its center line is positioned on a line that extends from dicing line 4 , and has a pattern shape which is linearly symmetric with respect to the center line.
  • FIG. 2 illustrates a plan view of second recognition mark 12 which is formed into a fine pattern shape.
  • the pattern shape is formed into an oval shape such that the long axis is positioned on the line that extends from dicing line 4 , and such that the ratio of a length occupying a direction parallel to dicing line 4 is larger than that occupying a direction perpendicular to dicing line 4 , as is illustrated in FIG. 2 .
  • the pattern shape also includes linear flow region 13 for promoting the flow of an etchant when the pattern shape is formed in the perimeter of the oval shape.
  • a fine pattern shape configuring second recognition mark 12 includes flow region 13 . Accordingly, when a pattern shape is formed simultaneously with semiconductor packaging substrate 1 being etched to form a wiring pattern thereon, the etchant can uniformly flow with respect to the pattern shape. Thereby, the etchant can inhibit the formation of a sag which is a broken shape, for instance, in one part of the perimeter in the fine pattern shape. Thus, even when second recognition mark 12 is formed into a fine pattern shape, second recognition mark 12 can be formed into a stable shape with respect to the center of the pattern shape.
  • the dicing position can be detected with higher accuracy, and processing accuracy in the step of dicing the substrate can be improved.
  • FIGS. 3A to 3E a method for manufacturing a semiconductor package of the exemplary embodiment will now be described below with reference to FIGS. 3A to 3E , FIGS. 4A to 4C , and FIG. 5 .
  • semiconductor packaging substrate 1 is prepared in which a plurality of unit substrates 2 a are arrayed into a matrix form, and in which first recognition mark 11 and second recognition mark 12 are formed in predetermined positions of frame part 3 , as is illustrated in FIG. 1 and FIG. 3A .
  • semiconductor chips 8 are each mounted on the surface of one side of unit substrate 2 a , and an electrode pad of semiconductor chip 8 is electrically connected with a wiring pattern of unit substrate 2 a , for instance, with the use of wire 9 .
  • sealing part 10 that collectively covers a plurality of unit substrates 2 a is formed on semiconductor packaging substrate 1 which has a configuration in which semiconductor chips 8 are mounted on respective unit substrates 2 a , as is illustrated in FIG. 3C .
  • the exemplary embodiment adopts a configuration of dividing sealing part 10 into two parts in order to inhibit unit substrate 2 a from being warped.
  • solder balls 11 are respectively mounted on a plurality of lands 7 which are provided on the surface of the other side of unit substrate 2 , as is illustrated FIG. 1 and FIG. 3D .
  • semiconductor packaging substrate 1 of the exemplary embodiment a step of detecting the positions of semiconductor packaging substrate 1 and dicing line 4 and a step of dicing the substrate will now be described below.
  • a method for manufacturing a semiconductor package includes: a first step for macroscopically detecting a position of semiconductor packaging substrate 1 by causing first recognition mark 11 to be recognized after assembling a semiconductor package; a second step for microscopically detecting a position of dicing line 4 with the use of second recognition mark 12 ; and a third step of cutting semiconductor packaging substrate 1 along dicing line 4 to dice semiconductor packaging substrate 1 into each unit substrate 2 a.
  • the method includes firstly detecting the position of semiconductor packaging substrate 1 by causing a pattern shape that configures first recognition marks 11 which are arranged on four corners of frame part 3 of semiconductor packaging substrate 1 and which are comparatively easily detected and which are comparatively large to be recognized through recognition area 21 of a recognition camera which has comparatively low magnification and a wide field of view, as is illustrated in FIG. 4A .
  • the method includes subsequently detecting the position of dicing line 4 by changing a recognition camera having low magnification to that of high magnification, and by causing a fine pattern shape that configures second recognition mark 12 which is arranged on a line that extends from each dicing line 4 to be recognized through recognition area 22 of the recognition camera, as is illustrated in FIG. 4B .
  • the method includes finally dicing semiconductor packaging substrate 1 while referring to the position of detected dicing line 4 , as is illustrated in FIG. 4C .
  • the step of dicing the substrate includes adhesively fixing sealing part 10 of semiconductor packaging substrate 1 to dicing tape 13 , cutting semiconductor packaging substrate 1 into individual semiconductor packages 16 , by making rapidly rotated dicing blade 14 of the dicing device grind semiconductor packaging substrate 1 along the position of dicing line 4 which has been recognized through the pattern shape configuring second recognition mark 12 , and separating them, as is illustrated in FIG. 5 .
  • a plurality of semiconductor packages 16 can be obtained, by thus cutting and separating semiconductor packaging substrate 1 into each unit substrate 2 a , as is illustrated in FIG. 3E .
  • the recognition width of a recognition camera with high magnification is set at 500 ⁇ m or less, and a second recognition mark is formed into a size of approximately 400 ⁇ m.
  • Second recognition mark 12 is formed into an oval pattern shape which is comparatively difficult to have a sag made by an etchant, and is detected with the use of a recognition camera of high magnification.
  • the method according to the exemplary embodiment can detect the position of dicing line 4 with higher accuracy compared to a method that uses a wiring board containing no fine pattern shape. As a result, the method can improve accuracy for the cut position (dicing position) of the wiring board, and can accordingly set dimensional tolerance at a small value, and consequently manufacture a semiconductor package having a size approximately equal to that of a semiconductor chip.
  • the method according to the exemplary embodiment can improve detection accuracy for the position by applying second recognition mark 12 as a recognition mark to be used not only in the step of dicing the substrate but also in other processing devices, and this method can realize a semiconductor package that features high density mounting in which there is little room for large dimensional tolerance.
  • the pattern shape which configures second recognition mark 12 is formed into an oval shape, but may also be another shape other than the oval shape, as long as the shape can cause an etchant to flow uniformly therein and inhibit a sag from being formed.
  • Other examples of the shape which can cause the etchant to flow uniformly therein include a shape as illustrated in FIG. 6A .
  • the pattern shape of second recognition mark 23 has linear part 23 a which is arranged on a line that extends from dicing line 4 , and a pair of linear parts 23 b and 23 c which are arranged in parallel so as to sandwich this linear part 23 a .
  • spaces among each linear part 23 a , 23 b and 23 c work as flow region 13 for promoting the flow of an etchant when the pattern shape is formed. Accordingly, the pattern shape can be formed into a stable shape with respect to the center of the pattern shape.
  • Another shape which can cause the pattern shape to be detected even when a sag is formed in the pattern shape includes a shape as illustrated in FIG. 6B .
  • the pattern shape of second recognition mark 24 has linear part 24 a which is positioned on dicing line 4 , circular part 24 b whose center line is positioned on dicing line 4 , and quadrangular frame part 24 c which surrounds this circular part 24 b , and is configured by a combination of a plurality of simple figures.
  • the above simple figure according to the present invention is a comparatively plain figure such as a circle, a quadrangle and a straight line, and is configured, for instance, by such a combination in which one simple figure is arranged in the inner side of another simple figure.
  • the position of the center of a fine pattern shape can be detected by the reciprocal action of another figure or a plurality of figures, even if the shape of any simple figure in the fine pattern shape is broken.
  • second recognition mark 12 may also be used, for instance, as a measurement reference point when the dimension of a substrate is measured by an automatic measuring machine.
  • the above described exemplary embodiment adopts a configuration in which the pattern shape configuring second recognition mark 12 is exposed from opening 6 of a solder resist, but alternatively may adopt a configuration in which the pattern shapes of first recognition mark 11 and second recognition mark 12 are covered with the solder resist, as is illustrated in FIG. 8 .
  • the step of dicing the substrate includes cutting semiconductor packaging substrate 1 along dicing line 4 which has been detected by second recognition mark 12 , in the order of the positions from the end of the substrate to the center of the substrate, in other words, in the order of L 1 to L 4 and L 5 to L 8 , as is illustrated in FIG. 9 .
  • the order can equalize the stress concentration which is applied to each semiconductor package when the substrate is cut, and consequently can further improve the accuracy of the position to be cut.
  • the semiconductor substrate according to the present invention is preferably adopted in all steps where it is necessary to recognize the position of the semiconductor substrate in a manufacturing process of the semiconductor device.

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Dicing (AREA)

Abstract

The present invention includes a first recognition mark which is arranged in a frame part of a perimeter of an implementation region having a plurality of semiconductor chips implemented therein so that the position of the semiconductor substrate can be macroscopically detected by using a recognition camera, and a second recognition mark which is formed into a smaller shape than the first recognition mark so that the position of the dividing line can be microscopically detected by using a recognition camera. The second recognition mark is arranged so that its center line is positioned on a line that extends from a dicing line, and has a pattern shape which is formed so as to be linearly symmetric with respect to the center line. This pattern shape is formed so that the ratio of a length occupying a direction parallel to the dicing line is larger than that occupying a direction perpendicular to the dicing line, and includes a flow region for promoting the flow of an etchant for forming the pattern shape.

Description

BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention relates to a semiconductor substrate having a plurality of semiconductor elements arrayed and implemented thereon in a manufacturing process of a semiconductor device, and a method for manufacturing a semiconductor device using the semiconductor substrate.
2. Description of the Related Art
In recent years, the requirement has arisen for semiconductor device (hereinafter referred to as a semiconductor package) is required to be miniaturized so that they can be mounted on a small electronic equipment such as a portable telephone. For this reason, in a BGA (Ball Grid Array) type of a semiconductor package, miniaturizing the semiconductor package is proceeded by making a wiring board having a semiconductor element (hereinafter referred to as a semiconductor chip) that is to be mounted thereon smaller.
Thus, a semiconductor package which is formed into a size approximately equal to that of the semiconductor chip can be practically used. As a result, the area occupied by the semiconductor chip in the wiring board has been increasing. Along with the increase, dimensional tolerance required in the manufacturing process of the semiconductor package has become much severer. Generally, the progress for manufacturing a semiconductor package includes a step of dicing the substrate, which is the step of cutting the semiconductor substrate, on which a plurality of the semiconductor chips have been implemented, along a dividing line (hereinafter referred to as dicing line) into individual semiconductor packages and separating them. Accordingly, it has become necessary to enhance the accuracy of the dicing position of the wiring board.
Such a process of dicing a substrate includes: firstly detecting the position of a semiconductor substrate by making a recognition camera that has a comparatively low magnification and a wide field of view recognize a large recognition mark which is arranged in four corners of the semiconductor substrate and which can be comparatively easily detected; subsequently detecting the position of a dicing line by making the recognition camera which has retained the magnification, as is, recognize a pattern shape that configures the recognition mark arranged on each dicing line; and finally dicing the semiconductor substrate while referring to the position of the detected dicing line. The method uses a recognition camera of low magnification when making the camera recognize the position of the dicing line by using the recognition mark. Therefore, the accuracy in the method is shown to be inferior to the processing accuracy in a process of dicing wafers when a recognition camera that has high magnification is caused to recognize the dicing position.
In addition, a technology for dicing the semiconductor substrate in relation to the present invention is disclosed in Japanese Patent Laid-Open No. 2002-246336 (FIG. 2). In this patent publication, the wiring board has recognition marks that have a rectangle of 0.3 mm×0.5 mm arranged on lines that extend from the dicing lines for cutting the substrate into individual semiconductor packages in the perimeter of the wiring board. The patent publication also discloses a method for dicing the wiring board through recognizing the position of the dicing line while referring to the two recognition marks in positions that face each other.
By the way, as was described above, the recognition mark provided on the wiring board is formed by an etching technique or the like simultaneously with the formation of the wiring pattern which will become a product. For this reason, when the wiring pattern is etched in the process of manufacturing the wiring board, a so-called sag is formed which means that a broken shape in one part of the perimeter of the pattern shape that configures the recognition mark occurs due to dissolution by an etchant. Such a sag in the pattern shape is more remarkable when the wiring pattern formed in the wiring board is made more microscopic. Accordingly, it is difficult to make a shape having a fine pattern shape with such accuracy that the pattern center can be stably detected.
When the sag is formed in the pattern shape configuring the recognition mark, the camera cannot stably recognize the position of the pattern center, which causes the misalignment of the dicing position of the wiring board. When the misalignment of the dicing position has occurred, the wiring pattern of the wiring board and a wire for electrically connecting the wiring board with the semiconductor chip may be cut.
In addition, in the process of dicing the substrate, it is desirable that the pattern shape that configures the recognition mark that causes a dicing device to recognize the dicing position be a characteristic shape so as to make the dicing device easily detect the recognition mark, and it is desirable that the pattern shape have a symmetric shape so as to enable the dicing device to have sufficient accuracy. It is also thought that the pattern shape that configures the recognition mark should be into a fine shape in order to achieve further accurate recognition with the use of a recognition camera having high magnification and a narrow field of view. However, when the recognition mark is formed to have a fine pattern shape in the step of forming the wiring pattern on the substrate, the pattern shape in the recognition mark will vary and consequently becomes unusable as the pattern shape. Then, it is difficult to employ a method of detecting the position by using a recognition camera having high magnification in the step of dicing the substrate, and accordingly it is necessary to secure large dimensional tolerance, which prevents miniaturization of the semiconductor package.
The recognition mark disclosed in the above described Patent document 1 has a problem in which the a corner part of the pattern shape which is formed into a rectangle is dissolved in the etchant which causes the pattern shape to easily break which causes the recognition mark be barely detectable. In addition, the pattern shape of the recognition mark is formed into a rectangle which is similar to the wiring pattern formed on the wiring board, which causes a problem that one part of the wiring pattern is easy to be wrongly recognized as the recognition pattern.
SUMMARY
The present invention seeks to solve one or more of above problems, or to improve upon those problems at least in part.
In one embodiment, there is provided a first semiconductor substrate according to the present invention comprises: a plurality of semiconductor elements which are arrayed in a matrix form and which are implemented thereon; a dividing line for cutting the plurality of the implemented semiconductor elements into the individual elements and separating them; a first recognition mark which is arranged in the frame part of the perimeter of the implementation region having a plurality of semiconductor elements implemented therein so that the position of the semiconductor substrate can be macroscopically detected by detecting means; and a second recognition mark which is formed into a smaller shape than the first recognition mark so that the position of the dividing line can be microscopically detected by detecting means. The second recognition mark is arranged so that its center line is positioned on a line that extends from the dividing line, and has a pattern shape which is formed so as to be linearly symmetric with respect to the center line. The pattern shape is formed so that the ratio in a direction parallel to the dividing line is larger than that in a direction perpendicular to the dividing line, and includes a flow region for promoting the flow of the etchant in order to form the pattern shape.
A second semiconductor substrate according to the present invention comprises: a plurality of semiconductor elements which are arrayed in a matrix form and which are implemented thereon; a dividing line for cutting the plurality of the implemented semiconductor elements into individual elements and separating them; a first recognition mark which is arranged in the frame part of the perimeter of the implementation region having a plurality of semiconductor elements implemented therein so that the position of the semiconductor substrate can be macroscopically detected by detecting means; a second recognition mark which is formed into a smaller shape than the first recognition mark so that the position of the dividing line can be microscopically detected by detecting means. The second recognition mark is arranged so that its center line is positioned on a line that extends from the dividing line, and has a pattern shape which is formed so as to be linearly symmetric with respect to the center line. The pattern shape is configured by a combination of a plurality of simple figures.
A method for manufacturing a semiconductor device according to the present invention includes: a first step of preparing a semiconductor substrate according to the above described present invention, and detecting a position of the semiconductor substrate by making a recognition camera recognize a first recognition mark; a second step of detecting a position of a dividing line of the semiconductor substrate by making the recognition camera having increased magnification recognize a second recognition mark; and a third step of cutting the semiconductor substrate along the dividing line.
The manufacturing method according to the present invention can improve detection accuracy for detecting the position of a second recognition mark having a fine pattern shape. Accordingly, the manufacturing method according to the present invention can decrease the dimensional tolerance of a semiconductor substrate and miniaturize a semiconductor device.
BRIEF DESCRIPTION OF THE DRAWINGS
The above features and advantages of the present invention will be more apparent from the following description of certain preferred embodiments taken in conjunction with the accompanying drawings, in which:
FIG. 1 is a plan view illustrating a semiconductor packaging substrate according to an exemplary embodiment;
FIG. 2 is a plan view illustrating a second recognition mark on the above described semiconductor packaging substrate;
FIGS. 3A, 3B, 3C, 3D and 3E are sectional views for describing a method for manufacturing a semiconductor device with the use of the above described semiconductor packaging substrate;
FIGS. 4A, 4B and 4C are views for describing a first recognition mark and a second recognition mark on the above described semiconductor packaging substrate;
FIG. 5 is a sectional view illustrating a step of dicing a substrate;
FIGS. 6A and 6B are plan views illustrating other examples of the above described second recognition mark;
FIG. 7 is a plan view illustrating another semiconductor packaging substrate which is provided with the above described second recognition mark;
FIG. 8 is a plan view illustrating another semiconductor packaging substrate which is provided with another second recognition mark; and
FIG. 9 is a plan view for describing a cutting method in a step of dicing a substrate.
 DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS
The invention will be now described herein with reference to illustrative embodiments. Those skilled in the art will recognize that many alternative embodiments can be accomplished using the teachings of the present invention and that the invention is not limited to the embodiments illustrated for explanatory purposes.
FIG. 1 illustrates a plan view of semiconductor packaging substrate 1 according to a first exemplary embodiment. Referring now to FIG. 1, semiconductor packaging substrate 1 according to a first embodiment of the present invention includes: implementation region 2 in which a plurality of semiconductor chips are arrayed in a matrix form and implemented; frame part 3 that forms a quadrangle arranged in the perimeter of implementation region 2; and a plurality of dicing lines 4 (dividing line) for cutting a plurality of the semiconductor chips which are implemented in implementation region 2 into individual chips and for separating them.
In implementation region 2 of semiconductor packaging substrate 1, a plurality of unit substrates 2 a configuring semiconductor packages are arrayed in a matrix form. In frame part 3 of this semiconductor packaging substrate 1, a plurality of first recognition marks 11 are arranged so as to make a recognition camera (not shown), which is detecting means, macroscopically detect the position of semiconductor packaging substrate 1, and a plurality of second recognition marks 12 are also arranged so as to make the recognition camera microscopically detect the position of dicing line 4, respectively.
First recognition marks 11 are arranged at four corners of frame part 3 respectively, and have a cross-shaped pattern. Second recognition mark 12 is formed into a smaller size than first recognition mark 11, and is arranged on a line that extends from dicing line 4, within frame part 3.
Furthermore, this first recognition mark 11 is formed so as to have a diameter of approximately 1 mm, and second recognition mark 12 is formed so as to have a diameter of approximately 400 μm. First recognition mark 11 and second recognition mark 12 are exposed from circular opening 6 that is made in a solder resist which covers semiconductor packaging substrate 1.
Second recognition mark 12 is arranged so that its center line is positioned on a line that extends from dicing line 4, and has a pattern shape which is linearly symmetric with respect to the center line. FIG. 2 illustrates a plan view of second recognition mark 12 which is formed into a fine pattern shape. The pattern shape is formed into an oval shape such that the long axis is positioned on the line that extends from dicing line 4, and such that the ratio of a length occupying a direction parallel to dicing line 4 is larger than that occupying a direction perpendicular to dicing line 4, as is illustrated in FIG. 2. The pattern shape also includes linear flow region 13 for promoting the flow of an etchant when the pattern shape is formed in the perimeter of the oval shape.
That is to say, a fine pattern shape configuring second recognition mark 12 includes flow region 13. Accordingly, when a pattern shape is formed simultaneously with semiconductor packaging substrate 1 being etched to form a wiring pattern thereon, the etchant can uniformly flow with respect to the pattern shape. Thereby, the etchant can inhibit the formation of a sag which is a broken shape, for instance, in one part of the perimeter in the fine pattern shape. Thus, even when second recognition mark 12 is formed into a fine pattern shape, second recognition mark 12 can be formed into a stable shape with respect to the center of the pattern shape.
When the pattern shape of second recognition mark 12 is formed to have such a configuration whose size which fits into the comparatively narrow field of view of a recognition camera having high magnification, the dicing position can be detected with higher accuracy, and processing accuracy in the step of dicing the substrate can be improved.
Next, a method for manufacturing a semiconductor package of the exemplary embodiment will now be described below with reference to FIGS. 3A to 3E, FIGS. 4A to 4C, and FIG. 5.
Firstly, semiconductor packaging substrate 1 is prepared in which a plurality of unit substrates 2 a are arrayed into a matrix form, and in which first recognition mark 11 and second recognition mark 12 are formed in predetermined positions of frame part 3, as is illustrated in FIG. 1 and FIG. 3A. As is illustrated in FIG. 3B, semiconductor chips 8 are each mounted on the surface of one side of unit substrate 2 a, and an electrode pad of semiconductor chip 8 is electrically connected with a wiring pattern of unit substrate 2 a, for instance, with the use of wire 9.
Subsequently, sealing part 10 that collectively covers a plurality of unit substrates 2 a is formed on semiconductor packaging substrate 1 which has a configuration in which semiconductor chips 8 are mounted on respective unit substrates 2 a, as is illustrated in FIG. 3C. The exemplary embodiment adopts a configuration of dividing sealing part 10 into two parts in order to inhibit unit substrate 2 a from being warped.
Next, in semiconductor packaging substrate 1 having sealing part 10 formed thereon, solder balls 11 are respectively mounted on a plurality of lands 7 which are provided on the surface of the other side of unit substrate 2, as is illustrated FIG. 1 and FIG. 3D.
Subsequently, regarding semiconductor packaging substrate 1 of the exemplary embodiment, a step of detecting the positions of semiconductor packaging substrate 1 and dicing line 4 and a step of dicing the substrate will now be described below.
A method for manufacturing a semiconductor package according to the exemplary embodiment includes: a first step for macroscopically detecting a position of semiconductor packaging substrate 1 by causing first recognition mark 11 to be recognized after assembling a semiconductor package; a second step for microscopically detecting a position of dicing line 4 with the use of second recognition mark 12; and a third step of cutting semiconductor packaging substrate 1 along dicing line 4 to dice semiconductor packaging substrate 1 into each unit substrate 2 a.
The method includes firstly detecting the position of semiconductor packaging substrate 1 by causing a pattern shape that configures first recognition marks 11 which are arranged on four corners of frame part 3 of semiconductor packaging substrate 1 and which are comparatively easily detected and which are comparatively large to be recognized through recognition area 21 of a recognition camera which has comparatively low magnification and a wide field of view, as is illustrated in FIG. 4A. The method includes subsequently detecting the position of dicing line 4 by changing a recognition camera having low magnification to that of high magnification, and by causing a fine pattern shape that configures second recognition mark 12 which is arranged on a line that extends from each dicing line 4 to be recognized through recognition area 22 of the recognition camera, as is illustrated in FIG. 4B. The method includes finally dicing semiconductor packaging substrate 1 while referring to the position of detected dicing line 4, as is illustrated in FIG. 4C.
The step of dicing the substrate includes adhesively fixing sealing part 10 of semiconductor packaging substrate 1 to dicing tape 13, cutting semiconductor packaging substrate 1 into individual semiconductor packages 16, by making rapidly rotated dicing blade 14 of the dicing device grind semiconductor packaging substrate 1 along the position of dicing line 4 which has been recognized through the pattern shape configuring second recognition mark 12, and separating them, as is illustrated in FIG. 5.
A plurality of semiconductor packages 16 can be obtained, by thus cutting and separating semiconductor packaging substrate 1 into each unit substrate 2 a, as is illustrated in FIG. 3E.
In the exemplary embodiment, the recognition width of a recognition camera with high magnification is set at 500 μm or less, and a second recognition mark is formed into a size of approximately 400 μm. Second recognition mark 12 is formed into an oval pattern shape which is comparatively difficult to have a sag made by an etchant, and is detected with the use of a recognition camera of high magnification. Accordingly, the method according to the exemplary embodiment can detect the position of dicing line 4 with higher accuracy compared to a method that uses a wiring board containing no fine pattern shape. As a result, the method can improve accuracy for the cut position (dicing position) of the wiring board, and can accordingly set dimensional tolerance at a small value, and consequently manufacture a semiconductor package having a size approximately equal to that of a semiconductor chip.
The method according to the exemplary embodiment can improve detection accuracy for the position by applying second recognition mark 12 as a recognition mark to be used not only in the step of dicing the substrate but also in other processing devices, and this method can realize a semiconductor package that features high density mounting in which there is little room for large dimensional tolerance.
Other Exemplary Embodiments
In the above described exemplary embodiment, the pattern shape which configures second recognition mark 12 is formed into an oval shape, but may also be another shape other than the oval shape, as long as the shape can cause an etchant to flow uniformly therein and inhibit a sag from being formed. Other examples of the shape which can cause the etchant to flow uniformly therein include a shape as illustrated in FIG. 6A.
As is illustrated in FIG. 6A, the pattern shape of second recognition mark 23 has linear part 23 a which is arranged on a line that extends from dicing line 4, and a pair of linear parts 23 b and 23 c which are arranged in parallel so as to sandwich this linear part 23 a. In this pattern shape, spaces among each linear part 23 a, 23 b and 23 c work as flow region 13 for promoting the flow of an etchant when the pattern shape is formed. Accordingly, the pattern shape can be formed into a stable shape with respect to the center of the pattern shape.
Another shape which can cause the pattern shape to be detected even when a sag is formed in the pattern shape includes a shape as illustrated in FIG. 6B.
As is illustrated in FIG. 6B, the pattern shape of second recognition mark 24 has linear part 24 a which is positioned on dicing line 4, circular part 24 b whose center line is positioned on dicing line 4, and quadrangular frame part 24 c which surrounds this circular part 24 b, and is configured by a combination of a plurality of simple figures. The above simple figure according to the present invention is a comparatively plain figure such as a circle, a quadrangle and a straight line, and is configured, for instance, by such a combination in which one simple figure is arranged in the inner side of another simple figure.
When the pattern shape is thus configured by the combination of the simple figures, the position of the center of a fine pattern shape can be detected by the reciprocal action of another figure or a plurality of figures, even if the shape of any simple figure in the fine pattern shape is broken.
As is illustrated in FIG. 7, second recognition mark 12 may also be used, for instance, as a measurement reference point when the dimension of a substrate is measured by an automatic measuring machine.
In addition, the above described exemplary embodiment adopts a configuration in which the pattern shape configuring second recognition mark 12 is exposed from opening 6 of a solder resist, but alternatively may adopt a configuration in which the pattern shapes of first recognition mark 11 and second recognition mark 12 are covered with the solder resist, as is illustrated in FIG. 8.
The step of dicing the substrate includes cutting semiconductor packaging substrate 1 along dicing line 4 which has been detected by second recognition mark 12, in the order of the positions from the end of the substrate to the center of the substrate, in other words, in the order of L1 to L4 and L5 to L8, as is illustrated in FIG. 9. Thereby, the order can equalize the stress concentration which is applied to each semiconductor package when the substrate is cut, and consequently can further improve the accuracy of the position to be cut.
In addition, the semiconductor substrate according to the present invention is preferably adopted in all steps where it is necessary to recognize the position of the semiconductor substrate in a manufacturing process of the semiconductor device.
It is apparent that the present invention is not limited to the above embodiments, but may be modified and changed without departing from the scope and spirit of the invention.

Claims (11)

1. A semiconductor substrate comprising a plurality of semiconductor elements which are arrayed in a matrix form and which are implemented,
a dividing line on which the plurality of the implemented semiconductor elements are cut and separated into the individual elements,
a first recognition mark which is arranged in a frame part of a perimeter of an implementation region having the plurality of the semiconductor elements implemented therein so that the position of the semiconductor substrate can be macroscopically detected by using a recognition camera, and
a second recognition mark which is formed into a smaller shape than the first recognition mark so that the position of the dividing line can be microscopically detected by using the recognition camera, wherein
the second recognition mark has a pattern shape which is arranged so that its center line is positioned on a line that extends from the dividing line and which is formed so as to be linearly symmetric with respect to the center line, and
the pattern shape is formed so that a ratio of a length occupying a direction parallel to the dividing line is larger than that occupying a direction perpendicular to the dividing line, and includes a flow region for promoting the flow of an etchant for forming the pattern shape.
2. The semiconductor substrate according to claim 1, wherein the second recognition mark has the pattern shape which is formed into an oval shape such that the long axis is positioned on the line that extends from the dividing line.
3. The semiconductor substrate according to claim 1, wherein the second recognition mark has the pattern shape which has a linear part which is arranged on the line that extends from the dividing line and said pattern shape has a pair of other linear parts which are arranged in parallel so as to sandwich said linear part.
4. A method for manufacturing a semiconductor device comprising:
firstly preparing the semiconductor substrate according to claim 1, and detecting a position of the semiconductor substrate by making a recognition camera recognize the first recognition mark;
secondly detecting a position of the dividing line of the semiconductor substrate by making the recognition camera with increased magnification recognize the second recognition mark; and
thirdly cutting the semiconductor substrate along the dividing line.
5. A semiconductor substrate comprising a plurality of semiconductor elements which are arrayed in a matrix form and which are implemented,
a dividing line on which the plurality of the implemented semiconductor elements are cut and separated into the individual elements,
a first recognition mark which is arranged in a frame part of a perimeter of an implementation region having the plurality of the semiconductor elements implemented therein so that the position of the semiconductor substrate can be macroscopically detected by using a recognition camera, and
a second recognition mark which is formed into a smaller shape than the first recognition mark so that the position of the dividing line can be microscopically detected by using the recognition camera, wherein
the second recognition mark has a pattern shape which is arranged so that its center line is positioned on a line that extends from the dividing line and which is formed so as to be linearly symmetric with respect to the center line, and the pattern shape is configured by a combination of a plurality of simple figures.
6. The semiconductor substrate according to claim 5, wherein the second recognition mark has the pattern shape which has a circular part which is positioned on the dividing line and a quadrangular frame part which surrounds the circular part.
7. A semiconductor substrate comprising a plurality of semiconductor elements which are arrayed in a matrix form and which are implemented,
a dividing line on which the plurality of the implemented semiconductor elements are cut and separated into the individual elements,
a first recognition mark which is arranged in a frame part of a perimeter of an implementation region having the plurality of the semiconductor elements implemented therein so that the position of the semiconductor substrate can be macroscopically detected by using detecting means, and
a second recognition mark which is formed into a smaller shape than the first recognition mark so that the position of the dividing line can be microscopically detected by using the detecting means, wherein
the second recognition mark has a pattern shape which is arranged so that its center line is positioned on a line that extends from the dividing line and which is formed so as to be linearly symmetric with respect to the center line, and
the pattern shape is formed so that a ratio of a length occupying a direction parallel to the dividing line is larger than that occupying a direction perpendicular to the dividing line and includes a flow region for promoting the flow of an etchant for forming the pattern shape.
8. The semiconductor substrate according to claim 7, wherein the second recognition mark has the pattern shape which is formed into an oval shape such that the long axis is positioned on the line that extends from the dividing line.
9. The semiconductor substrate according to claim 7, wherein the second recognition mark has the pattern shape which has a linear part which is arranged on the extending line of the dividing line and said pattern shape has a pair of other linear parts which are arranged in parallel so as to sandwich said linear part.
10. A semiconductor substrate comprising a plurality of semiconductor elements which are arrayed in a matrix form and which are implemented,
a dividing line on which the plurality of the implemented semiconductor elements are cut and separated into the individual elements,
a first recognition mark which is arranged in a frame part of a perimeter of an implementation region having the plurality of the semiconductor elements implemented therein so that the position of the semiconductor substrate can be macroscopically detected by using detecting means, and
a second recognition mark which is formed into a smaller shape than the first recognition mark so that the position of the dividing line can be microscopically detected by using the detecting means, wherein
the second recognition mark has a pattern shape which is arranged so that its center line is positioned on a line that extends from the dividing line and which is formed so as to be linearly symmetric with respect to the center line, and the pattern shape is configured by a combination of a plurality of simple figures.
11. The semiconductor substrate according to claim 10, wherein the second recognition has the pattern shape which has a circular part which is positioned on the dividing line and a quadrangular frame part which surrounds the circular part.
US12/285,831 2007-10-18 2008-10-15 Semiconductor substrate including first and second recognition marks and method for manufacturing semiconductor device Expired - Fee Related US7759808B2 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP2007-271205 2007-10-18
JP2007271205A JP5466820B2 (en) 2007-10-18 2007-10-18 Semiconductor substrate and method for manufacturing semiconductor device

Publications (2)

Publication Number Publication Date
US20090102071A1 US20090102071A1 (en) 2009-04-23
US7759808B2 true US7759808B2 (en) 2010-07-20

Family

ID=40562668

Family Applications (1)

Application Number Title Priority Date Filing Date
US12/285,831 Expired - Fee Related US7759808B2 (en) 2007-10-18 2008-10-15 Semiconductor substrate including first and second recognition marks and method for manufacturing semiconductor device

Country Status (2)

Country Link
US (1) US7759808B2 (en)
JP (1) JP5466820B2 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9196608B2 (en) * 2012-12-21 2015-11-24 Cypress Semiconductor Corporation Method of chip positioning for multi-chip packaging

Families Citing this family (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2006019911A1 (en) * 2004-07-26 2006-02-23 Sun Microsystems, Inc. Multi-chip module and single-chip module for chips and proximity connectors
TWI464857B (en) * 2011-05-20 2014-12-11 Xintec Inc Chip package, method for forming the same, and package wafer
JP6083129B2 (en) * 2012-04-27 2017-02-22 富士電機株式会社 Semiconductor device manufacturing method and manufacturing apparatus
JP6193665B2 (en) 2013-07-26 2017-09-06 ルネサスエレクトロニクス株式会社 Manufacturing method of semiconductor device
US9053405B1 (en) * 2013-08-27 2015-06-09 Flextronics Ap, Llc Printed RFID circuit
JP2017183511A (en) * 2016-03-30 2017-10-05 ルネサスエレクトロニクス株式会社 Semiconductor device manufacturing method
JP6815880B2 (en) * 2017-01-25 2021-01-20 株式会社ディスコ Manufacturing method of semiconductor package
KR102022267B1 (en) * 2017-12-28 2019-09-18 삼성전자주식회사 Fan-out semiconductor package
KR102620864B1 (en) * 2018-11-23 2024-01-04 에스케이하이닉스 주식회사 Semiconductor package and method of fabricating the same
JP2022175499A (en) * 2021-05-13 2022-11-25 新光電気工業株式会社 Wiring substrate, semiconductor device, and method for manufacturing wiring substrate
CN113777113A (en) * 2021-08-02 2021-12-10 景旺电子科技(珠海)有限公司 Optical detection method of lamp panel and lamp panel manufacturing method

Citations (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5684333A (en) * 1993-08-26 1997-11-04 Oki Electric Industry Co., Ltd. Wafer structure in a semiconductor device manufacturing process
US5837404A (en) * 1997-01-04 1998-11-17 Holtek Microelectronics, Inc. Fabrication of zero layer mask
US6238939B1 (en) * 1999-04-30 2001-05-29 Tower Semiconductor Ltd. Method of quality control in semiconductor device fabrication
JP2002246336A (en) 2001-02-19 2002-08-30 Matsushita Electric Ind Co Ltd Electronic equipment and its dicing method
US20020130425A1 (en) * 2001-02-22 2002-09-19 Kaoru Koike Mask-making member and its production method, mask and its making method, exposure process, and fabrication method of semiconductor device
US6455945B1 (en) * 1994-01-28 2002-09-24 Fujitsu, Limited Semiconductor device having a fragment of a connection part provided on at least one lateral edge for mechanically connecting to adjacent semiconductor chips
US6638671B2 (en) * 2001-10-15 2003-10-28 International Business Machines Corporation Combined layer-to-layer and within-layer overlay control system
US20070108638A1 (en) * 2005-11-16 2007-05-17 International Business Machines Corporation Alignment mark with improved resistance to dicing induced cracking and delamination in the scribe region
US7282421B2 (en) * 2004-08-11 2007-10-16 Hynix Semiconductor Inc. Methods for reducing a thickness variation of a nitride layer formed in a shallow trench isolation CMP process and for forming a device isolation film of a semiconductor device
US20080023802A1 (en) * 2006-07-24 2008-01-31 Kabushiki Kaisha Toshiba Semiconductor device having a scribeline structure favorable for preventing chipping
US7427459B2 (en) * 2006-06-23 2008-09-23 Industrial Technology Research Institute Recticle pattern applied to mix-and-match lithography process and alignment method of thereof
US7508051B2 (en) * 2003-12-23 2009-03-24 Nxp B.V. Wafer with optical control modules in dicing paths
US7554211B2 (en) * 2004-06-22 2009-06-30 Nec Electronics Corporation Semiconductor wafer and manufacturing process for semiconductor device
US7563694B2 (en) * 2006-12-01 2009-07-21 Atmel Corporation Scribe based bond pads for integrated circuits

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3850967B2 (en) * 1997-12-22 2006-11-29 シチズン時計株式会社 Semiconductor package substrate and manufacturing method thereof
JPH11274670A (en) * 1998-03-19 1999-10-08 Kyocera Corp Stacked substrate
JP2000040676A (en) * 1998-07-22 2000-02-08 Sony Corp Manufacture of semiconductor device
JP2002016172A (en) * 2000-06-30 2002-01-18 Mitsumi Electric Co Ltd Substrate for package semiconductor device and method for manufacturing package semiconductor device

Patent Citations (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5684333A (en) * 1993-08-26 1997-11-04 Oki Electric Industry Co., Ltd. Wafer structure in a semiconductor device manufacturing process
US6455945B1 (en) * 1994-01-28 2002-09-24 Fujitsu, Limited Semiconductor device having a fragment of a connection part provided on at least one lateral edge for mechanically connecting to adjacent semiconductor chips
US5837404A (en) * 1997-01-04 1998-11-17 Holtek Microelectronics, Inc. Fabrication of zero layer mask
US6238939B1 (en) * 1999-04-30 2001-05-29 Tower Semiconductor Ltd. Method of quality control in semiconductor device fabrication
JP2002246336A (en) 2001-02-19 2002-08-30 Matsushita Electric Ind Co Ltd Electronic equipment and its dicing method
US20020130425A1 (en) * 2001-02-22 2002-09-19 Kaoru Koike Mask-making member and its production method, mask and its making method, exposure process, and fabrication method of semiconductor device
US6638671B2 (en) * 2001-10-15 2003-10-28 International Business Machines Corporation Combined layer-to-layer and within-layer overlay control system
US7508051B2 (en) * 2003-12-23 2009-03-24 Nxp B.V. Wafer with optical control modules in dicing paths
US7554211B2 (en) * 2004-06-22 2009-06-30 Nec Electronics Corporation Semiconductor wafer and manufacturing process for semiconductor device
US7282421B2 (en) * 2004-08-11 2007-10-16 Hynix Semiconductor Inc. Methods for reducing a thickness variation of a nitride layer formed in a shallow trench isolation CMP process and for forming a device isolation film of a semiconductor device
US20070108638A1 (en) * 2005-11-16 2007-05-17 International Business Machines Corporation Alignment mark with improved resistance to dicing induced cracking and delamination in the scribe region
US7427459B2 (en) * 2006-06-23 2008-09-23 Industrial Technology Research Institute Recticle pattern applied to mix-and-match lithography process and alignment method of thereof
US20080023802A1 (en) * 2006-07-24 2008-01-31 Kabushiki Kaisha Toshiba Semiconductor device having a scribeline structure favorable for preventing chipping
US7563694B2 (en) * 2006-12-01 2009-07-21 Atmel Corporation Scribe based bond pads for integrated circuits

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9196608B2 (en) * 2012-12-21 2015-11-24 Cypress Semiconductor Corporation Method of chip positioning for multi-chip packaging

Also Published As

Publication number Publication date
US20090102071A1 (en) 2009-04-23
JP2009099840A (en) 2009-05-07
JP5466820B2 (en) 2014-04-09

Similar Documents

Publication Publication Date Title
US7759808B2 (en) Semiconductor substrate including first and second recognition marks and method for manufacturing semiconductor device
US7456083B2 (en) Semiconductor device and manufacturing method of the same
US6818998B2 (en) Stacked chip package having upper chip provided with trenches and method of manufacturing the same
US8124456B2 (en) Methods for securing semiconductor devices using elongated fasteners
US4967146A (en) Semiconductor chip production and testing processes
US8399355B2 (en) Stacked semiconductor package and method for manufacturing the same
US9230919B2 (en) Rigid wave pattern design on chip carrier substrate and printed circuit board for semiconductor and electronic sub-system packaging
KR100415279B1 (en) Chip stack package and manufacturing method thereof
US7271026B2 (en) Method for producing chip stacks and chip stacks formed by integrated devices
KR20150035437A (en) Integrated circuit packaging system with heat spreader and method of manufacture thereof
US8901754B2 (en) Semiconductor device and manufacturing method thereof
US7224055B2 (en) Center pad type IC chip with jumpers, method of processing the same and multi chip package
US20070163109A1 (en) Strip for integrated circuit packages having a maximized usable area
US7485960B2 (en) Semiconductor device and manufacturing method thereof
CN112242371A (en) Method of manufacturing thin semiconductor chip using sacrificial sidewall layer and apparatus therefor
JP2010199625A (en) Semiconductor device, and method of manufacturing the same
US20070197030A1 (en) Center pad type ic chip with jumpers, method of processing the same and multi chip package
US20130187263A1 (en) Semiconductor stacked package and method of fabricating the same
KR100649865B1 (en) Substrate for manufacturing semiconductor package
KR20000003306A (en) Minute gap ball grid array package
KR100355745B1 (en) Semiconductor package
JP5492487B2 (en) Manufacturing method of semiconductor device
KR20000014962A (en) Fine pitch ball grid array package
JPH03263344A (en) Probe device

Legal Events

Date Code Title Description
AS Assignment

Owner name: ELPIDA MEMORY, INC., JAPAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:KINDO, OSAMU;REEL/FRAME:021739/0827

Effective date: 20081007

AS Assignment

Owner name: ELPIDA MEMORY INC., JAPAN

Free format text: SECURITY AGREEMENT;ASSIGNOR:PS4 LUXCO S.A.R.L.;REEL/FRAME:032414/0261

Effective date: 20130726

FPAY Fee payment

Year of fee payment: 4

AS Assignment

Owner name: PS4 LUXCO S.A.R.L., LUXEMBOURG

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:ELPIDA MEMORY, INC.;REEL/FRAME:032900/0568

Effective date: 20130726

AS Assignment

Owner name: PS5 LUXCO S.A.R.L., LUXEMBOURG

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:PS4 LUXCO S.A.R.L.;REEL/FRAME:039818/0506

Effective date: 20130829

Owner name: LONGITUDE SEMICONDUCTOR S.A.R.L., LUXEMBOURG

Free format text: CHANGE OF NAME;ASSIGNOR:PS5 LUXCO S.A.R.L.;REEL/FRAME:039793/0880

Effective date: 20131112

FEPP Fee payment procedure

Free format text: MAINTENANCE FEE REMINDER MAILED (ORIGINAL EVENT CODE: REM.)

LAPS Lapse for failure to pay maintenance fees

Free format text: PATENT EXPIRED FOR FAILURE TO PAY MAINTENANCE FEES (ORIGINAL EVENT CODE: EXP.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

STCH Information on status: patent discontinuation

Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362

FP Lapsed due to failure to pay maintenance fee

Effective date: 20180720