US7742311B2 - Damage prevention interposer for electronic package and electronic interconnect structure - Google Patents
Damage prevention interposer for electronic package and electronic interconnect structure Download PDFInfo
- Publication number
- US7742311B2 US7742311B2 US11/735,067 US73506707A US7742311B2 US 7742311 B2 US7742311 B2 US 7742311B2 US 73506707 A US73506707 A US 73506707A US 7742311 B2 US7742311 B2 US 7742311B2
- Authority
- US
- United States
- Prior art keywords
- interposer
- electronic
- assembly
- substrate
- interconnect structure
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related, expires
Links
Images
Classifications
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/30—Assembling printed circuits with electric components, e.g. with resistor
- H05K3/303—Surface mounted components, e.g. affixing before soldering, aligning means, spacing means
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49811—Additional leads joined to the metallisation on the insulating substrate, e.g. pins, bumps, wires, flat leads
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49811—Additional leads joined to the metallisation on the insulating substrate, e.g. pins, bumps, wires, flat leads
- H01L23/49816—Spherical bumps on the substrate for external connection, e.g. ball grid arrays [BGA]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/10—Details of components or other objects attached to or integrated in a printed circuit board
- H05K2201/10431—Details of mounted components
- H05K2201/10568—Integral adaptations of a component or an auxiliary PCB for mounting, e.g. integral spacer element
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/10—Details of components or other objects attached to or integrated in a printed circuit board
- H05K2201/10613—Details of electrical connections of non-printed components, e.g. special leads
- H05K2201/10621—Components characterised by their electrical contacts
- H05K2201/10734—Ball grid array [BGA]; Bump grid array
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/20—Details of printed circuits not provided for in H05K2201/01 - H05K2201/10
- H05K2201/2036—Permanent spacer or stand-off in a printed circuit or printed circuit assembly
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02P—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN THE PRODUCTION OR PROCESSING OF GOODS
- Y02P70/00—Climate change mitigation technologies in the production process for final industrial or consumer products
- Y02P70/50—Manufacturing or production processes characterised by the final manufactured product
Definitions
- a number of different types of electronic packages are used to mount integrated circuits and other electronic devices. Such packages are used because they often provide the advantages of physical protection, electrical interconnect, and thermal dissipation for the mounted device.
- thermal fatigue, solder ball creep under compression loading, and other related issues are items of concern due to thermal stresses resultant from variations in thermal coefficients between the various components of the package and its mounted device(s) and due to the nature by which these completed packages are assembled. This is especially the case for the larger area packages.
- mechanical stops or interposers have been included to provide some support to the package substrate. These designs typically use metal or plastic spacers inserted under the package corners or edges. Since ceramic substrates have a high mechanical strength and can usually withstand the high stresses exerted on the package corners and edges, they may be relatively effective for ceramic packages. However, for other types, such as laminate packages, the substrates cannot withstand the high stresses typically involved in the assembly process. A large mechanical load on the package can easily break the laminate substrate at its corners or edges or can result in excessive warp of the substrate.
- FIG. 1 is a drawing of a top view of an assembly as described in various representative embodiments.
- FIG. 2 is a drawing of a side view of the assembly of FIG. 1 .
- FIG. 3 is a drawing of another assembly as described in various representative embodiments.
- FIG. 4 is a drawing of still another assembly as described in various representative embodiments.
- FIG. 5 is a drawing of yet another assembly as described in various representative embodiments.
- FIG. 6 is a drawing of still yet another assembly as described in various representative embodiments.
- FIG. 7 is a drawing of a top view of even yet another assembly as described in various representative embodiments.
- FIG. 8 is a drawing of even still another assembly as described in various representative embodiments.
- FIG. 9 is a flow chart of a method for constructing the assembly as described in various representative embodiments.
- FIG. 10 is a flow chart of another method for constructing the assembly as described in various representative embodiments.
- the apparatus comprises an interposer that can be placed between the electronic package and the electronic interconnect structure prior to their attachment to each other.
- the interposer comprises multiple holes that extent through the interposer body. The holes facilitate insertion of coupling components that can electrically couple the electronic package to the interconnect structure.
- the interposer mechanically inhibits motion and physical contact between the electronic package and the interconnect structure reducing thereby any bending moments present during assembly that could potentially damage the assembly.
- Previous techniques for providing such protection have relied upon metal or plastic spacers inserted under the package corners or edges. However, breakage and warp are of major concern in assemblies using previous techniques.
- the interposer described herein can be implemented as a full-body mechanical stop for grid array packages, such as ball grid arrays (BGAs) and column grid arrays (CGAs).
- the ball material can be eutectic tin, lead solder, high lead, lead free, copper, plastic, or other appropriate material.
- the package can be a ceramic package, a HICTE (High Coefficient of Thermal Expansion) package, laminate package, or other appropriate material.
- the mechanical stop can be fabricated from the following materials: a plastic, a thermoplastic, a plastic embedded with fibers, a polymer, a liquid crystal polymer, a metal, a metal having an outer dielectric layer, a metal coated with an outer dielectric layer, a metal having an outer plastic layer, a metal plate, a metal plate having an outer dielectric layer, a metal plate coated with an outer dielectric layer, a metal plate having an outer plastic layer, a ceramic, and a composite construct having a metal in a first region and a plastic in a second region.
- the mechanical stop can be pre-attached to the bottom of a package substrate with solder balls or columns in the interposer via holes, pre-attached to an electronic interconnect structure, or can function as a separate piece.
- the interposer is sandwiched between a package and an electronic interconnect structure such as a printed circuit board (PCB).
- PCB printed circuit board
- the mechanical stop provides enhanced protection to the delicate array packages and solder joints under mechanical loading conditions by distributing the mechanical load more evenly across the package both during assembly and after. It can provide other benefits as well, such as minimizing printed circuit board and package warp, providing improved shock and vibration resistance, enabling hardware design and assembly flexibility, and minimizing solder ball shorting.
- FIG. 1 is a drawing of a top view of an assembly 100 as described in various representative embodiments.
- the assembly 100 comprises an interposer 110 having multiple holes 120 of which for ease and clarity of illustration only one is labeled and a coupling component 130 extending through each hole 120 . Again for ease and clarity of illustration, only one coupling component 130 is labeled.
- FIG. 2 is a drawing of a side view of the assembly 100 of FIG. 1 .
- the assembly further comprises an electronic package 200 at least part of which is shown in FIG. 2 .
- the electronic package 200 comprises a substrate 210 on which substrate 210 an electronic structure 220 is mounted.
- the electronic structure 220 could be an electronic component 220 , a monolithic chip 220 , a die 220 , an electronic circuit 220 such as an integrated circuit 220 , or other appropriate item.
- the electronic package 200 could further comprise multiple electronic structures 220 mounted on the substrate 210 and could further comprise other items as, for example, a heatsink which will be shown in subsequent figures and discussed therewith.
- the holes 120 are formed in the interposer 110 from a first side 230 to a second side 240 of the interposer 110 .
- the hole 120 has a wall 250 which for ease and clarity of illustration is only shown for one hole 120 in FIG. 2 .
- the electronic package 200 could be a ball grid array 200 , a plastic ball grid array 200 , a column grid array 200 , a chip scale package 200 , or a ceramic package 200 .
- FIG. 3 is a drawing of another assembly 100 as described in various representative embodiments.
- the assembly 100 comprises a heatsink 305 , the electronic package 200 , a heatsink attachment device 310 , the interposer 110 , the coupling components 130 , and the electronic interconnect structure 315 .
- the electronic package 200 comprises the electronic component 220 and the substrate 210 but is not specifically identified in FIG. 3 .
- the electronic interconnect structure 315 comprises an interconnect base 320 and interconnect traces 325 , only one of which is so identified in FIG. 3 for ease and clarity of illustration.
- the electronic interconnect structure 315 can have alignment openings 350 to aid in aligning the interposer 110 to the electronic interconnect structure 315 .
- the electronic interconnect structure 315 could be fabricated as a printed circuit board 315 , an organic-based printed circuit board 315 , a thick-film ceramic substrate structure 315 , a cofired ceramic substrate structure 315 , thin-film multilayer substrate 315 , or the like.
- Interconnect traces 325 only one of which is so identified in FIG. 3 for ease and clarity of illustration, on the electronic interconnect structure 315 could be metallic traces attached, patterned, and etched on the interconnect base 320 using standard printed circuit board processing methods.
- the interposer 110 comprises an alignment frame 375 , a heatsink stop 340 , and alignment pins 365 .
- the alignment frame 375 is configured for aligning the electronic package 200 to the interposer 110 .
- the alignment frame 375 , the heatsink stop 340 , and the alignment pins 365 are shown separated from the other part of the interposer 110 by dotted lines since they can be either fabricated as an integral part of the interposer 110 or fabricated separately and then attached to the interposer 110 .
- the interposer 110 can also have a clip latch attachment surface 345 , only one of which is so identified in FIG. 3 for ease and clarity of illustration.
- the alignment pins 365 on the interposer 110 mate with the alignment openings 350 on the electronic interconnect structure 315 to facilitate alignment of the interposer 110 to the electronic interconnect structure 315 .
- the electronic package 200 further comprises package conductors 330 , only one of which is so identified in FIG. 3 for ease and clarity of illustration.
- the package conductors 330 could be electrically coupled to the interconnect traces 325 via the coupling components 130 which in FIG. 3 are solder balls 130 that have been reflowed in order to make good electrical contact to both the interconnect traces 325 and the coupling components 130 .
- the interconnect traces 325 and the coupling components 130 Prior to reflow of the solder balls 130 , the interconnect traces 325 and the coupling components 130 could be coated with a layer of solder which is not shown in FIG. 3 as it would have coalesced with the solder balls 130 when the solder was reflowed.
- the heatsink attachment device 310 comprises a clip structure 335 and is attached to the heatsink 305 .
- the heatsink 305 is shown in FIG. 3 as heatpipe 305 .
- the heatsink 305 could comprise aluminum or other metal fins to dissipate the heat generated by the electronic component 220 .
- the heatsink attachment device 310 thermally couples the heatsink 305 to the electronic component 220 .
- the heatsink 305 is coupled thermally to the electronic component 220 by forcing the clip structure 335 over the heatsink stop 340 and against the clip latch attachment surface 345 .
- the apparatus 100 disclosed herein comprises an electronic package 200 , which could be a grid array package, and the interposer 110 .
- the interposer 110 can be permanently attached to the bottom of the substrate of the electronic package 200 through a variety of methods, such as epoxy adhesive.
- the interposer 110 can also be maintained as a separate unit until the final assembly of the electronic package 200 , the interposer 110 , and the electronic interconnect structure 315 at which time it is inserted under the electronic package 200 just prior to, for example, a surface-mount technology (SMT) process.
- SMT surface-mount technology
- the apparatus disclosed herein comprises electronic interconnect structure 315 , which could be a printed circuit board 315 or other appropriate interconnect structure, and the interposer 110 .
- the interposer 110 can be permanently attached to the top of the electronic interconnect structure 315 through a variety of methods, such as epoxy adhesive.
- the interposer 110 be fabricated from a conducting material such as a metal, the conducting material could be coated with a plastic or other non-conducting material to prevent shorting the interposer 110 out with the solder joints.
- Multiple holes 120 or cavities 120 are formed in the interposer 110 which extend from the first side 230 of the interposer 110 to the second side 240 of the interposer 110 .
- the locus of the wall 250 of each of the holes 120 is configured to facilitate insertion of a matching coupling component 130 configured for electrically coupling the electronic package 200 to the electronic interconnect structure 315 .
- the holes 120 can be round, square, or other configuration as appropriate and correspond to the locations of solder balls or columns which will connect electrical coupling elements on the electronic package 200 to electrical coupling elements on the electronic interconnect structure.
- each of the holes 120 should be appropriately larger than that of solder balls or columns, so there is sufficient clearance between the coupling component (i.e., the solder ball or column) and the wall 250 of the hole 120 after reflow of the solder.
- the interposer height should be designed to satisfy a solder ball collapse requirement.
- the interposer 110 When assembled on the electronic interconnect structure 315 (the printed circuit board 315 ), the interposer 110 will be sandwiched between electronic interconnect structure 315 and the substrate 210 of the electronic package 200 .
- the interposer 110 can be sandwiched either tightly or with a certain gap between the electronic interconnect structure 315 and the electronic package 200 based on the needs of the design.
- the interposer 110 can be used with various area array packages, with either ball grid array or column grid array packages, with tin-led solder ball, high lead solder balls or lead free solder balls, with small scale packages like chip scale packages (CSPs), or large scale packages such as ceramic packages with tens of thousands I/O.
- the interposer 110 can be made as a part of a printed circuit board. Via holes are drilled into the multiplayer printed circuit board. Then the interposer is attached to the package substrate and solder balls or columns are assembled on the substrate through reflow.
- the heatsink stop 340 which provides a mechanical stop for the attachment of a heatsink 305 , can also be designed into the structure of the interposer 110 .
- the heatsink stop 340 can provide useful protection for electronic components 220 such as monolithic chips 220 for lidless electronic packages 200 by reducing the movement of a heatsink 305 during assembly and afterwards.
- the heatsink stop 340 is configured to restrict the force applied to the electronic package 200 from a heatsink 305 attachment to the electronic package 200 .
- the interposer 110 can also comprise mechanisms to enable the clipping of a heatsink 305 to the interposer 110 .
- the heatsink 305 does not need to be clamped to the printed circuit board 315 .
- the clip structure 335 can be fabricated from metal, plastic, or other appropriate material. For heavy heatsinks 305 a high strength material will be needed for the interposer 110 .
- the interposer 110 can also have alignment features, such as alignment pins 365 at, for example, two diagonal corners or an alignment frame 375 at the perimeter which is similar to a socket design. Such alignment features can facilitate an accurate placement of the electronic package 200 on the electronic interconnect structure 315 . Without the use of x-ray equipment, an operator can accurately place the electronic package 200 . If the interposer 110 is a separate unit, it can be placed on the electronic interconnect structure 315 first. Then the electronic package 200 can be placed on the interposer 110 with the solder balls 130 falling into the interposer 110 holes 120 .
- Injection molding can be used to fabricate a plastic interposer 110 .
- the electronic interconnect structure 315 is a printed circuit board
- round holes can be created in the drill process.
- metal interposers 110 a process similar to stencil fabrication can be employed which could use an electrochemical process, a laser, or other appropriate process and apply a layer of insulation.
- holes 120 can be created prior to sintering.
- Various options are available for creating the assembly 100 .
- the solder balls 130 could be attached to the substrate 210 of the electronic package 200 using a reflow process, then epoxy could be pre-applied to the substrate, the interposer 110 attached to the substrate, and then the epoxy cured.
- solder paste is applied first, the interposer 110 is attached, and then the interposer 110 is used in the placement of the solder balls 130 or solder columns 130 , and finally the solder is reflowed.
- the interposer 110 can be attached to the electronic interconnect structure 315 first, the electronic package 200 placed onto the interposer 110 , and then the sandwiched assembly 100 passes through a solder reflow process.
- the interposer 110 can be pre-attached to the bottom of substrate 210 of the electronic package 200 using adhesives such as epoxy.
- the interposer 110 can be attached prior to ball attach, or after ball attach.
- the cavities 120 of the interposer 110 can facilitate the placement of the solder balls 130 on the substrate 210 before solder reflow.
- the interposer 110 can also serve as a “stencil” for applying solder paste, the solder paste can also be placed via a dispensing process.
- the interposer 110 could be created as a part of the substrate 210 build up. Using the same material as the substrate, arrays of holes are punched out and then stacked together with the substrate. For this embodiment, the cavities of the interposer 110 can facilitate solder ball 130 placement on the substrate 210 . The solder balls 130 can readily fall into the cavities 120 . The interposer 110 can serve as a “stencil” for applying the solder paste. The solder paste can also be place in the cavities 140 via a dispensing process.
- FIG. 4 is a drawing of still another assembly 100 as described in various representative embodiments.
- the electronic component 220 is attached to the substrate 210 ; adhesive 410 is used to adhere the interposer 110 to the substrate 210 ; and solder balls 130 are attached to the package conductors 330 on the substrate 210 .
- Interconnect traces 325 on the interconnect base 320 of the electronic interconnect structure 315 are coated with solder paste 370 in preparation for contact with the solder balls 130 and subsequent solder reflow process.
- solder paste could also coat the package conductors 330 .
- coupling components 130 , interconnect traces 325 , package conductors 330 , solder paste 370 , and adhesive 410 are identified only once in FIG. 4 .
- FIG. 5 is a drawing of yet another assembly 100 as described in various representative embodiments.
- the electronic component 220 is attached to the substrate 210
- solder balls 130 are attached to the package conductors 330 on the substrate 210 .
- Interconnect traces 325 on the interconnect base 320 of the electronic interconnect structure 315 are coated with solder paste 370 in preparation for contact with the solder balls 130 and subsequent solder reflow process.
- the interposer 110 is placed on top of the electronic interconnect structure 315 prior to contact between the solder balls 130 and solder paste 370 on top of the interconnect traces 325 .
- solder paste 370 could also coat the package conductors 330 .
- FIG. 6 is a drawing of still yet another assembly 100 as described in various representative embodiments.
- a layer of adhesive 410 attaches the interposer 110 to the electronic substrate 210 of the electronic package 200
- a second layer of adhesive 410 attaches the interposer 110 to the electronic interconnect structure 315 .
- the interposer 110 can enhance solder joint reliability by absorbing part of the shear strain resultant from thermal cycling.
- thermal cycling as, for example, a change in the ambient temperature between the power on and the power off conditions, the coefficient of thermal expansion between the electronic package 200 substrate 210 and the electronic interconnect structure 315 can cause a shear strain on the solder joints which can result in solder joint cracks and connection opens.
- interposer 110 adheres to both the substrate 210 and the electronic interconnect structure 315 , it will share some of the strain on the solder joints and increase solder joint fatigue life.
- coupling components 130 , interconnect traces 325 , package conductors 330 , the interposer 110 , and separate layers of adhesive 410 are identified only once in FIG. 6 .
- the interposer 110 can also adhere to electronic interconnect structure 315 and also to the substrate 210 without the use of adhesives.
- the interposer 110 can be fabricated from a thermoplastic material which melts at the high reflow temperature but consolidates during cooling. In this case, there will not be any clearance between the solder joints and the interposer 110 .
- the interposer 110 can also be made using thermosetting material and can be cured at high temperatures.
- the interposer 110 can also act as a high thermal conductive path by embedding thermally conductive materials in the interposer 110 .
- thermally conductive materials could be metal oxide particles, carbon fiber, and the like.
- a metal plate could be used. However, the metal plate may need to be anodized or coated with an electrically insulating material around the cavities in order to prevent solder joint shorting to the metallic interposer 110 .
- the interposer 110 can be rigid to provide mechanical support for the electronic package 200 especially under mechanical loading conditions. Alternatively, it can be compliant with its coefficient of thermal expansion tailored to act as a buffer between the electronic package 200 and the electronic interconnect structure 315 which would reduce the impact of thermal mismatch, thereby reducing thermal stresses.
- the interposer 110 can be fabricated using traditional socket manufacturing processes such as injection molding. It can also be fabricated using other methods, such as the methods to make paste stencils, among which are laser drilling, chemical etching, electroform, and the like.
- the interposer 110 can also be fabricated using traditional printed circuit board manufacturing processes such as the drilling of holes 120 .
- the holes 120 can include various shapes such as straight side walls, vertical, tapered, and the like.
- the printed circuit board conductive pads could be copper plated with nickel/gold, silver, tin-lead, lead free alloy, or other finishes.
- Solder reflow could be performed by exposing the assembly to a high temperature, such as 220 Degrees C., or 260 Degrees C., for a certain period of time, for example one minute, depending on solder alloy type. At the higher temperatures, the solder paste and solder balls will melt and the package will be soldered permanently to the printed circuit board after cooling.
- a high temperature such as 220 Degrees C., or 260 Degrees C.
- the interposer 110 can be fabricated from a single piece of material, or from multiple pieces with various additional features on the perimeter of the interposer 110 . Such features can be added to the perimeter of the interposer 110 for various purposes such as for attaching a heatsink 305 , aligning the electronic package 200 to the interposer 110 , or including alignment pins 365 .
- FIG. 7 is a drawing of a top view of even yet another assembly 100 as described in various representative embodiments.
- the assembly 100 comprises an interposer 110 having multiple holes 120 , a coupling component 130 extending through each hole 120 , and a cut-out 710 .
- an interposer 110 may not extend across the full extent of the substrate 210 of the electronic package 200 .
- the bottom of the substrate 210 may not be fully populated with solder balls 130 .
- the interposer 110 may only cover areas where there are solder balls 130 .
- FIG. 8 is a drawing of even still another assembly 100 as described in various representative embodiments.
- the assembly 100 comprises a substrate 210 , an electronic component 220 , solder balls 130 , the interposer 110 , and a thermally conductive plate 810 .
- the electronic component 220 is attached to the bottom of the substrate 210 .
- a window can be cut out in the central section of the interposer 110 .
- the thermally conductive plate 810 can be embedded in the center of the interposer 110 to enhance thermal conduction from the electronic component 220 .
- FIG. 9 is a flow chart of a method 900 for constructing the assembly 100 as described in various representative embodiments.
- the interposer 110 is fabricated.
- Block 910 then transfers control to block 920 .
- Block 920 the interposer 110 is attached to the electronic package 200 .
- Block 920 then transfers control to block 930 .
- Block 930 the interposer 110 is located over the electronic interconnect structure 315 . Block 930 then transfers control to block 940 .
- Block 940 the interposer 110 is attached to the electronic interconnect structure 315 .
- Block 940 then transfers control to block 950 .
- Block 950 the solder in the assembly 100 is reflowed. Block 950 then terminates the process.
- FIG. 10 is a flow chart of another method 1000 for constructing the assembly 100 as described in various representative embodiments.
- the interposer 110 is fabricated.
- Block 1010 then transfers control to block 1020 .
- Block 1020 the interposer 110 is attached to the electronic interconnect structure 315 .
- Block 1020 then transfers control to block 1030 .
- Block 1030 the electronic package 200 is located over the interposer 110 .
- Block 1030 then transfers control to block 1040 .
- Block 1040 the electronic package 200 is attached to the interposer 110 .
- Block 1040 then transfers control to block 1050 .
- Block 1050 the solder in the assembly 100 is reflowed. Block 1050 then terminates the process.
- the assembly 100 reduces damage to a related electronic package 200 during attachment to a related electronic interconnect structure 315 .
- the assembly 100 comprises an interposer 110 .
- the interposer 110 has a first side 230 and an opposing second side 240 and has multiple holes 120 formed in the interposer 110 that extend from the first side 230 to the second side 240 .
- the electronic package 200 is configurable to comprise one or more electronic structures 220 ; the interposer 110 is configured for placement between the electronic package 200 and the electronic interconnect structure 315 ; the locus of a wall 250 of each of the holes 120 is configured to facilitate insertion of a matching coupling component 130 configured for electrically coupling the electronic package 200 to the electronic interconnect structure 315 ; the wall 250 of each hole 120 is configured to provide complete encirclement of that hole 120 ; and the interposer 110 mechanically inhibits physical contact between the electronic package 200 and the electronic interconnect structure 315 .
- a method 900 , 1000 for reducing damage to a related electronic package 200 during attachment to a related electronic interconnect structure 315 comprises fabricating an interposer 110 having a first side 230 and an opposing second side 240 and having multiple holes 120 formed in the interposer 110 extending from the first side 230 to the second side 240 , placing the interposer 110 between the electronic package 200 and the electronic interconnect structure 315 , and attaching the coupling components 130 to the electronic package 200 and the electronic interconnect structure 315 .
- the electronic package 200 is configurable to comprise one or more electronic structures 220 ; the locus of a wall 250 of each of the holes 120 is configured to facilitate insertion of a matching coupling component 130 configured for electrically coupling the electronic package 200 to the electronic interconnect structure 315 ; and the wall 250 of each hole 120 is configured to provide complete encirclement of that hole 120 .
- the interposer 110 mechanically inhibits physical contact between the electronic package 200 and the electronic interconnect structure 315 .
- the assembly 100 with the interposer 110 can distribute the load evenly across the full substrate 210 of the electronic package 200 , reduce stress on the substrate 210 under a mechanical load, help prevent substrate 210 cracking (notably at the corners and edges), and reduce warp of the electronic package 200 .
- compensation for substrate 210 warp during a solder reflow process can help maintain the ball co-planarity. Due to more even load distributions under compression, the substrate 210 will experience less “bending” especially for lidless packages.
- the load applied due to the heatsink 305 is not directly applied on the printed circuit board 315 reducing, thereby, the heatsink 305 clip structure 335 as a source of printed circuit board 315 warp as the sandwiched interposer 110 provides added warp resistance.
- the assembly 100 with the interposer 110 can make the electronic package 200 more resistant to shock and vibration, thereby maintaining the integrity of the assembly 100 .
- the assembly 100 is more robust as the interposer 110 holes 120 protect the electronic component 220 and the delicate solder balls or columns during component placement. Due to the buffering of mechanical impact by the interposer 110 , interface brittleness may be less likely to occur for lead free solder joints, as may other mechanically induced failure mechanisms, such as pad crater, trace cracking, and the like.
- hardware design can be simplified and made flexible by designing in features such as the ability to clip-on a heatsink 305 .
- the thickness of the bolster can be reduced or an open bolster can be used. Higher loads can be applied.
- a spacer stop can be designed in to provide support for the electronic component 220 and to reduce impact on the electronic component 220 .
- a heatsink stop 340 can be included to prevent rocking of the heatsink 305 and to maintain the integrity of thermal interface.
- the load can be reduced on the solder balls by the interposer 110 and can maintain the height of the solder balls and columns. Reduced load and constant height can make the interconnect, especially solder column, less susceptible to buckling and creep.
- the interposer 110 electrically separates neighboring solder balls, thereby making them less susceptible to shorting during solder reflow.
- the interposer 110 can increase solder joint thermal fatigue life by applying an adhesive between the interposer 110 and the printed circuit board 315 .
- the interposer 110 will then share thermally induced shear stress with the solder joints during temperature cycling conditions.
- Embedding metallic or other thermally conductive materials in the interposer 110 can facilitate heat dissipation.
- a sensor can be embedded in the interposer 110 to measure the center package temperature, as well as at other locations. The extent of solder ball leaning can be readily obtained by referencing the interposer 110 holes 120 .
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Power Engineering (AREA)
- Manufacturing & Machinery (AREA)
- Structures For Mounting Electric Components On Printed Circuit Boards (AREA)
Abstract
Description
Claims (16)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/735,067 US7742311B2 (en) | 2007-04-13 | 2007-04-13 | Damage prevention interposer for electronic package and electronic interconnect structure |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/735,067 US7742311B2 (en) | 2007-04-13 | 2007-04-13 | Damage prevention interposer for electronic package and electronic interconnect structure |
Publications (2)
Publication Number | Publication Date |
---|---|
US20080253098A1 US20080253098A1 (en) | 2008-10-16 |
US7742311B2 true US7742311B2 (en) | 2010-06-22 |
Family
ID=39853519
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/735,067 Expired - Fee Related US7742311B2 (en) | 2007-04-13 | 2007-04-13 | Damage prevention interposer for electronic package and electronic interconnect structure |
Country Status (1)
Country | Link |
---|---|
US (1) | US7742311B2 (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US10308856B1 (en) | 2013-03-15 | 2019-06-04 | The Research Foundation For The State University Of New York | Pastes for thermal, electrical and mechanical bonding |
Families Citing this family (22)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE102007038514A1 (en) * | 2007-08-16 | 2009-02-19 | Robert Bosch Gmbh | Electrical circuit arrangement and method for producing an electrical circuit arrangement |
US20090279275A1 (en) * | 2008-05-09 | 2009-11-12 | Stephen Peter Ayotte | Method of attaching an integrated circuit chip to a module |
US8237278B2 (en) | 2009-11-16 | 2012-08-07 | International Business Machines Corporation | Configurable interposer |
US8154119B2 (en) * | 2010-03-31 | 2012-04-10 | Toyota Motor Engineering & Manufacturing North America, Inc. | Compliant spring interposer for wafer level three dimensional (3D) integration and method of manufacturing |
US20120020040A1 (en) * | 2010-07-26 | 2012-01-26 | Lin Paul T | Package-to-package stacking by using interposer with traces, and or standoffs and solder balls |
DE102011000866A1 (en) * | 2011-02-22 | 2012-08-23 | Friedrich-Alexander-Universität Erlangen-Nürnberg | Electrical component with an electrical connection arrangement and method for its production |
US8803001B2 (en) | 2011-06-21 | 2014-08-12 | Toyota Motor Engineering & Manufacturing North America, Inc. | Bonding area design for transient liquid phase bonding process |
US8865340B2 (en) | 2011-10-20 | 2014-10-21 | Front Edge Technology Inc. | Thin film battery packaging formed by localized heating |
US9887429B2 (en) | 2011-12-21 | 2018-02-06 | Front Edge Technology Inc. | Laminated lithium battery |
US8864954B2 (en) | 2011-12-23 | 2014-10-21 | Front Edge Technology Inc. | Sputtering lithium-containing material with multiple targets |
US9257695B2 (en) | 2012-03-29 | 2016-02-09 | Front Edge Technology, Inc. | Localized heat treatment of battery component films |
US9077000B2 (en) | 2012-03-29 | 2015-07-07 | Front Edge Technology, Inc. | Thin film battery and localized heat treatment |
US10058951B2 (en) | 2012-04-17 | 2018-08-28 | Toyota Motor Engineering & Manufacturing North America, Inc. | Alloy formation control of transient liquid phase bonding |
US9044822B2 (en) | 2012-04-17 | 2015-06-02 | Toyota Motor Engineering & Manufacturing North America, Inc. | Transient liquid phase bonding process for double sided power modules |
US9159964B2 (en) | 2012-09-25 | 2015-10-13 | Front Edge Technology, Inc. | Solid state battery having mismatched battery cells |
US8753724B2 (en) | 2012-09-26 | 2014-06-17 | Front Edge Technology Inc. | Plasma deposition on a partially formed battery through a mesh screen |
US9356320B2 (en) | 2012-10-15 | 2016-05-31 | Front Edge Technology Inc. | Lithium battery having low leakage anode |
US8987009B1 (en) * | 2013-01-15 | 2015-03-24 | Xilinx, Inc. | Method and apparatus for tracking interposer dies in a silicon stacked interconnect technology (SSIT) product |
US10008739B2 (en) | 2015-02-23 | 2018-06-26 | Front Edge Technology, Inc. | Solid-state lithium battery with electrolyte |
US10334715B2 (en) * | 2015-12-18 | 2019-06-25 | Intel Corporation | Systems, methods and devices for a package securing system |
DE102020205344A1 (en) * | 2020-04-28 | 2021-10-28 | Vitesco Technologies GmbH | Arrangement with an electronic component arranged on a printed circuit board and method for producing such an arrangement |
US20240055317A1 (en) * | 2022-08-10 | 2024-02-15 | Google Llc | Compliant Pad Spacer for Three-Dimensional Integrated Circuit Package |
Citations (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5796590A (en) * | 1996-11-05 | 1998-08-18 | Micron Electronics, Inc. | Assembly aid for mounting packaged integrated circuit devices to printed circuit boards |
US6188131B1 (en) * | 1998-01-20 | 2001-02-13 | Emc Corporation | Clip for retaining a heatsink onto an electronic component |
US6556455B2 (en) * | 1999-07-15 | 2003-04-29 | Incep Technologies, Inc. | Ultra-low impedance power interconnection system for electronic packages |
US6660563B1 (en) | 2002-05-31 | 2003-12-09 | Hewlett-Packard Development Company, L.P. | Method and system for assembling a printed circuit board using a land grid array |
US6791184B2 (en) | 2002-07-23 | 2004-09-14 | Hewlett-Packard Development Company, L.P. | Support assembly for an integrated circuit package having solder columns |
US6998539B2 (en) * | 2003-05-27 | 2006-02-14 | Xerox Corporation | Standoff/mask structure for electrical interconnect |
US7196907B2 (en) * | 2004-02-09 | 2007-03-27 | Wen-Chun Zheng | Elasto-plastic sockets for Land or Ball Grid Array packages and subsystem assembly |
-
2007
- 2007-04-13 US US11/735,067 patent/US7742311B2/en not_active Expired - Fee Related
Patent Citations (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5796590A (en) * | 1996-11-05 | 1998-08-18 | Micron Electronics, Inc. | Assembly aid for mounting packaged integrated circuit devices to printed circuit boards |
US6188131B1 (en) * | 1998-01-20 | 2001-02-13 | Emc Corporation | Clip for retaining a heatsink onto an electronic component |
US6556455B2 (en) * | 1999-07-15 | 2003-04-29 | Incep Technologies, Inc. | Ultra-low impedance power interconnection system for electronic packages |
US6660563B1 (en) | 2002-05-31 | 2003-12-09 | Hewlett-Packard Development Company, L.P. | Method and system for assembling a printed circuit board using a land grid array |
US6791184B2 (en) | 2002-07-23 | 2004-09-14 | Hewlett-Packard Development Company, L.P. | Support assembly for an integrated circuit package having solder columns |
US6998539B2 (en) * | 2003-05-27 | 2006-02-14 | Xerox Corporation | Standoff/mask structure for electrical interconnect |
US7196907B2 (en) * | 2004-02-09 | 2007-03-27 | Wen-Chun Zheng | Elasto-plastic sockets for Land or Ball Grid Array packages and subsystem assembly |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US10308856B1 (en) | 2013-03-15 | 2019-06-04 | The Research Foundation For The State University Of New York | Pastes for thermal, electrical and mechanical bonding |
Also Published As
Publication number | Publication date |
---|---|
US20080253098A1 (en) | 2008-10-16 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7742311B2 (en) | Damage prevention interposer for electronic package and electronic interconnect structure | |
KR102151047B1 (en) | Power overlay structure and method of making same | |
KR100886778B1 (en) | Apparatus with compliant electrical terminals, and methods for forming same | |
EP1207727B1 (en) | Compliant laminate connector | |
US6046910A (en) | Microelectronic assembly having slidable contacts and method for manufacturing the assembly | |
US7473585B2 (en) | Technique for manufacturing an overmolded electronic assembly | |
US5943212A (en) | Ceramic circuit board and semiconductor device using same | |
US7462939B2 (en) | Interposer for compliant interfacial coupling | |
US20020088116A1 (en) | Method of making a CTE compensated chip interposer | |
JP4992310B2 (en) | Manufacturing method of laminated substrate | |
CN1979836A (en) | Semiconductor device and electronic control unit using the same | |
US20120162928A1 (en) | Electronic package and method of making same | |
JP2007324354A (en) | Semiconductor device | |
WO2018043162A1 (en) | Circuit module and electronic apparatus | |
US6703560B2 (en) | Stress resistant land grid array (LGA) module and method of forming the same | |
US6335563B1 (en) | Semiconductor device, method of fabricating the same, circuit board, and electronic device | |
JP2005191156A (en) | Wiring plate containing electric component, and its manufacturing method | |
US8093505B2 (en) | Layered electronic circuit device | |
TWI447882B (en) | Interconnect structure including hybrid frame panel | |
US6791035B2 (en) | Interposer to couple a microelectronic device package to a circuit board | |
KR20020042711A (en) | Interposer for use in electronic packages | |
US20030150645A1 (en) | Method and apparatus for coupling a microelectronic device package to a circuit board | |
US5699610A (en) | Process for connecting electronic devices | |
JP2003069187A (en) | Board connection supporting tool for electronic component mount board and method for connecting board | |
US6407927B1 (en) | Method and structure to increase reliability of input/output connections in electrical devices |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: HEWLETT-PACKARD DEVELOPMENT COMPANY, L.P., TEXAS Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:LIU, WEIFENG;REEL/FRAME:019163/0911 Effective date: 20070413 Owner name: HEWLETT-PACKARD DEVELOPMENT COMPANY, L.P.,TEXAS Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:LIU, WEIFENG;REEL/FRAME:019163/0911 Effective date: 20070413 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
CC | Certificate of correction | ||
FPAY | Fee payment |
Year of fee payment: 4 |
|
AS | Assignment |
Owner name: HEWLETT PACKARD ENTERPRISE DEVELOPMENT LP, TEXAS Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:HEWLETT-PACKARD DEVELOPMENT COMPANY, L.P.;REEL/FRAME:037079/0001 Effective date: 20151027 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 8TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1552) Year of fee payment: 8 |
|
FEPP | Fee payment procedure |
Free format text: MAINTENANCE FEE REMINDER MAILED (ORIGINAL EVENT CODE: REM.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
LAPS | Lapse for failure to pay maintenance fees |
Free format text: PATENT EXPIRED FOR FAILURE TO PAY MAINTENANCE FEES (ORIGINAL EVENT CODE: EXP.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
STCH | Information on status: patent discontinuation |
Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362 |
|
FP | Lapsed due to failure to pay maintenance fee |
Effective date: 20220622 |