US7362608B2 - Phase change memory fabricated using self-aligned processing - Google Patents

Phase change memory fabricated using self-aligned processing Download PDF

Info

Publication number
US7362608B2
US7362608B2 US11/366,151 US36615106A US7362608B2 US 7362608 B2 US7362608 B2 US 7362608B2 US 36615106 A US36615106 A US 36615106A US 7362608 B2 US7362608 B2 US 7362608B2
Authority
US
United States
Prior art keywords
conductive lines
array
lines
phase change
dielectric material
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active, expires
Application number
US11/366,151
Other versions
US20070206408A1 (en
Inventor
Ulrike Gruening-von Schwerin
Thomas Happ
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Infineon Technologies AG
Original Assignee
Infineon Technologies AG
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Infineon Technologies AG filed Critical Infineon Technologies AG
Priority to US11/366,151 priority Critical patent/US7362608B2/en
Assigned to INFINEON TECHNOLOGIES NORTH AMERICA CORP. reassignment INFINEON TECHNOLOGIES NORTH AMERICA CORP. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: HAPP, THOMAS
Assigned to INFINEON TECHNOLOGIES AG reassignment INFINEON TECHNOLOGIES AG ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: GRUENING-VON SCHWERIN, ULRIKE
Assigned to INFINEON TECHNOLOGIES AG reassignment INFINEON TECHNOLOGIES AG ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: INFINEON TECHNOLOGIES NORTH AMERICA CORP.
Publication of US20070206408A1 publication Critical patent/US20070206408A1/en
Publication of US7362608B2 publication Critical patent/US7362608B2/en
Application granted granted Critical
Assigned to QIMONDA AG reassignment QIMONDA AG ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: INFINEON TECHNOLOGIES AG
Assigned to INFINEON TECHNOLOGIES AG reassignment INFINEON TECHNOLOGIES AG ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: QIMONDA AG
Application status is Active legal-status Critical
Adjusted expiration legal-status Critical

Links

Images

Classifications

    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C11/00Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/56Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using storage elements with more than two stable states represented by steps, e.g. of voltage, current, phase, frequency
    • G11C11/5678Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using storage elements with more than two stable states represented by steps, e.g. of voltage, current, phase, frequency using amorphous/crystalline phase transition storage elements
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C13/00Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00 - G11C25/00
    • G11C13/0002Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00 - G11C25/00 using resistive RAM [RRAM] elements
    • G11C13/0004Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00 - G11C25/00 using resistive RAM [RRAM] elements comprising amorphous/crystalline phase transition cells
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L27/00Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/24Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including solid state components for rectifying, amplifying or switching without a potential-jump barrier or surface barrier, e.g. resistance switching non-volatile memory structures
    • H01L27/2436Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including solid state components for rectifying, amplifying or switching without a potential-jump barrier or surface barrier, e.g. resistance switching non-volatile memory structures comprising multi-terminal selection components, e.g. transistors
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L27/00Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/24Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including solid state components for rectifying, amplifying or switching without a potential-jump barrier or surface barrier, e.g. resistance switching non-volatile memory structures
    • H01L27/2463Arrangements comprising multiple bistable or multistable switching components of the same type on a plane parallel to the substrate, e.g. cross-point arrays, details of the horizontal layout
    • H01L27/2472Arrangements comprising multiple bistable or multistable switching components of the same type on a plane parallel to the substrate, e.g. cross-point arrays, details of the horizontal layout the switching components having a common active material layer
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L45/00Solid state devices adapted for rectifying, amplifying, oscillating or switching without a potential-jump barrier or surface barrier, e.g. dielectric triodes; Ovshinsky-effect devices; Processes or apparatus peculiar to the manufacture or treatment thereof or of parts thereof
    • H01L45/04Bistable or multistable switching devices, e.g. for resistance switching non-volatile memory
    • H01L45/06Bistable or multistable switching devices, e.g. for resistance switching non-volatile memory based on solid-state phase change, e.g. between amorphous and crystalline phases, Ovshinsky effect
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L45/00Solid state devices adapted for rectifying, amplifying, oscillating or switching without a potential-jump barrier or surface barrier, e.g. dielectric triodes; Ovshinsky-effect devices; Processes or apparatus peculiar to the manufacture or treatment thereof or of parts thereof
    • H01L45/04Bistable or multistable switching devices, e.g. for resistance switching non-volatile memory
    • H01L45/12Details
    • H01L45/122Device geometry
    • H01L45/1233Device geometry adapted for essentially vertical current flow, e.g. sandwich or pillar type devices
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L45/00Solid state devices adapted for rectifying, amplifying, oscillating or switching without a potential-jump barrier or surface barrier, e.g. dielectric triodes; Ovshinsky-effect devices; Processes or apparatus peculiar to the manufacture or treatment thereof or of parts thereof
    • H01L45/04Bistable or multistable switching devices, e.g. for resistance switching non-volatile memory
    • H01L45/14Selection of switching materials
    • H01L45/141Compounds of sulfur, selenium or tellurium, e.g. chalcogenides
    • H01L45/144Tellurides, e.g. GeSbTe
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L45/00Solid state devices adapted for rectifying, amplifying, oscillating or switching without a potential-jump barrier or surface barrier, e.g. dielectric triodes; Ovshinsky-effect devices; Processes or apparatus peculiar to the manufacture or treatment thereof or of parts thereof
    • H01L45/04Bistable or multistable switching devices, e.g. for resistance switching non-volatile memory
    • H01L45/14Selection of switching materials
    • H01L45/148Other compounds of groups 13-15, e.g. elemental or compound semiconductors
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L45/00Solid state devices adapted for rectifying, amplifying, oscillating or switching without a potential-jump barrier or surface barrier, e.g. dielectric triodes; Ovshinsky-effect devices; Processes or apparatus peculiar to the manufacture or treatment thereof or of parts thereof
    • H01L45/04Bistable or multistable switching devices, e.g. for resistance switching non-volatile memory
    • H01L45/16Manufacturing
    • H01L45/1666Patterning of the switching material
    • H01L45/1675Patterning of the switching material by etching of pre-deposited switching material layers, e.g. lithography
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C2213/00Indexing scheme relating to G11C13/00 for features not covered by this group
    • G11C2213/70Resistive array aspects
    • G11C2213/79Array wherein the access device being a transistor

Abstract

A memory includes transistors in rows and columns providing an array, first conductive lines in columns across the array, and second conductive lines encapsulated by dielectric material in rows across the array. Each second conductive line is coupled to one side of the source-drain path of the transistors in each row. The memory includes phase change elements between the second conductive lines and contacting the first conductive lines and self-aligned to the first conductive lines. Each phase change element is coupled to the other side of the source-drain path of a transistor.

Description

CROSS-REFERENCE TO RELATED APPLICATIONS

This application is related to U.S. patent application Ser. No. 11/366,370, entitled “PHASE CHANGE MEMORY FABRICATED USING SELF-ALIGNED PROCESSING” and U.S. patent application Ser. No. 11/366,706, entitled “PHASE CHANGE MEMORY FABRICATED USING SELF-ALIGNED PROCESSING,” both filed concurrently on the same day with the present application and both incorporated herein by reference.

BACKGROUND

One type of non-volatile memory is resistive memory. Resistive memory utilizes the resistance value of a memory element to store one or more bits of data. For example, a memory element programmed to have a high resistance value may represent a logic “1” data bit value, and a memory element programmed to have a low resistance value may represent a logic “0” data bit value. The resistance value of the memory element is switched electrically by applying a voltage pulse or a current pulse to the memory element. One type of resistive memory is phase change memory. Phase change memory uses a phase change material for the resistive memory element.

Phase change memories are based on phase change materials that exhibit at least two different states. Phase change material may be used in memory cells to store bits of data. The states of phase change material may be referred to as amorphous and crystalline states. The states may be distinguished because the amorphous state generally exhibits higher resistivity than does the crystalline state. Generally, the amorphous state involves a more disordered atomic structure, while the crystalline state involves a more ordered lattice. Some phase change materials exhibit more than one crystalline state, e.g. a face-centered cubic (FCC) state and a hexagonal closest packing (HCP) state. These two crystalline states have different resistivities and may be used to store bits of data.

Phase change in the phase change materials may be induced reversibly. In this way, the memory may change from the amorphous state to the crystalline state and from the crystalline state to the amorphous state in response to temperature changes. The temperature changes to the phase change material may be achieved in a variety of ways. For example, a laser can be directed to the phase change material, current may be driven through the phase change material, or current can be fed through a resistive heater adjacent the phase change material. In any of these methods, controllable heating of the phase change material causes controllable phase change within the phase change material.

A phase change memory including a memory array having a plurality of memory cells that are made of phase change material may be programmed to store data utilizing the memory states of the phase change material. One way to read and write data in such a phase change memory device is to control a current and/or a voltage pulse that is applied to the phase change material. The level of current and/or voltage generally corresponds to the temperature induced within the phase change material in each memory cell.

For data storage applications, reducing the physical memory cell size is a continuing goal. Reducing the physical memory cell size increases the storage density of the memory and reduces the cost of the memory. To reduce the physical memory cell size, the memory cell layout should be lithography friendly. In addition, since interface resistances between metal and active material within memory cells contributes considerably to the overall resistance for small areas, the interface areas should be well controlled. Finally, the memory cell layout should have mechanical stability to improve the chemical mechanical planarization (CMP) process window to enable greater yields.

For these and other reasons, there is a need for the present invention.

SUMMARY

One embodiment of the present invention provides a memory. The memory includes transistors in rows and columns providing an array, first conductive lines in columns across the array, and second conductive lines encapsulated by dielectric material in rows across the array. Each second conductive line is coupled to one side of the source-drain path of the transistors in each row. The memory includes phase change elements between the second conductive lines and contacting the first conductive lines and self-aligned to the first conductive lines. Each phase change element is coupled to the other side of the source-drain path of a transistor.

BRIEF DESCRIPTION OF THE DRAWINGS

The accompanying drawings are included to provide a further understanding of the present invention and are incorporated in and constitute a part of this specification. The drawings illustrate the embodiments of the present invention and together with the description serve to explain the principles of the invention. Other embodiments of the present invention and many of the intended advantages of the present invention will be readily appreciated as they become better understood by reference to the following detailed description. The elements of the drawings are not necessarily to scale relative to each other. Like reference numerals designate corresponding similar parts.

FIG. 1 is a diagram illustrating one embodiment of an array of phase change memory cells.

FIG. 2A illustrates a cross-sectional view of one embodiment of an array of phase change memory cells.

FIG. 2B illustrates a perpendicular cross-sectional view of the array of phase change memory cells illustrated in FIG. 2A.

FIG. 2C illustrates a top view of the array of phase change memory cells illustrated in FIG. 2A.

FIG. 3A illustrates a cross-sectional view of one embodiment of a preprocessed wafer.

FIG. 3B illustrates a perpendicular cross-sectional view of the preprocessed wafer illustrated in FIG. 3A.

FIG. 3C illustrates a top view of the preprocessed wafer illustrated in FIG. 3A.

FIG. 4 illustrates a cross-sectional view of one embodiment of the preprocessed wafer, a conductive material layer, and a first dielectric material layer.

FIG. 5 illustrates a cross-sectional view of one embodiment of the preprocessed wafer, ground lines, and first dielectric material layer after etching.

FIG. 6 illustrates a cross-sectional view of one embodiment of the preprocessed wafer, ground lines, first dielectric material layer, and a second dielectric material layer.

FIG. 7 illustrates a cross-sectional view of one embodiment of the preprocessed wafer, ground lines, first dielectric material layer, and sidewall spacers after etching.

FIG. 8A illustrates a cross-sectional view of one embodiment of the preprocessed wafer, encapsulated ground lines, a phase change material layer, and an electrode material layer.

FIG. 8B illustrates a perpendicular cross-sectional view of the wafer illustrated in FIG. 8A.

FIG. 9A illustrates a cross-sectional view of one embodiment of the preprocessed wafer, encapsulated ground lines, phase change material layer, and bit lines after etching.

FIG. 9B illustrates a perpendicular cross-sectional view of the wafer illustrated in FIG. 9A.

FIG. 9C illustrates a top view of the wafer illustrated in FIG. 9A.

FIG. 10A illustrates a cross-sectional view of one embodiment of a preprocessed wafer.

FIG. 10B illustrates a perpendicular cross-sectional view of the preprocessed wafer illustrated in FIG. 10A.

FIG. 10C illustrates a top view of the preprocessed wafer illustrated in FIG. 10A.

FIG. 11 illustrates a cross-sectional view of one embodiment of the preprocessed wafer, a conductive material layer, and a first dielectric material layer.

FIG. 12 illustrates a cross-sectional view of one embodiment of the preprocessed wafer, ground lines, and first dielectric material layer after etching.

FIG. 13 illustrates a cross-sectional view of one embodiment of the preprocessed wafer, ground lines, first dielectric material layer, and a second dielectric material layer.

FIG. 14 illustrates a cross-sectional view of one embodiment of the preprocessed wafer, ground lines, first dielectric material layer, and sidewall spacers after etching.

FIG. 15A illustrates a cross-sectional view of one embodiment of the preprocessed wafer, encapsulated ground lines, and a dielectric material layer.

FIG. 15B illustrates a perpendicular cross-sectional view of the wafer illustrated in FIG. 15A.

FIG. 16A illustrates a cross-sectional view of one embodiment of the preprocessed wafer, encapsulated ground lines, dielectric material layer, and a phase change material layer.

FIG. 16B illustrates a perpendicular cross-sectional view of the wafer illustrated in FIG. 16A.

FIG. 17A illustrates a cross-sectional view of one embodiment of the preprocessed wafer, encapsulated ground line, phase change material layer, and bit lines.

FIG. 17B illustrates a perpendicular cross-sectional view of the wafer illustrated in FIG. 17A.

FIG. 17C illustrates a top view of the wafer illustrated in FIG. 17A.

DETAILED DESCRIPTION

In the following Detailed Description, reference is made to the accompanying drawings, which form a part hereof, and in which is shown by way of illustration specific embodiments in which the invention may be practiced. In this regard, directional terminology, such as “top,” “bottom,” “front,” “back,” “leading,” “trailing,” etc., is used with reference to the orientation of the Figure(s) being described. Because components of embodiments of the present invention can be positioned in a number of different orientations, the directional terminology is used for purposes of illustration and is in no way limiting. It is to be understood that other embodiments may be utilized and structural or logical changes may be made without departing from the scope of the present invention. The following detailed description, therefore, is not to be taken in a limiting sense, and the scope of the present invention is defined by the appended claims.

FIG. 1 is a diagram illustrating one embodiment of an array of phase-change memory cells 100. Memory array 100 is fabricated using line lithography and self-aligned processing to minimize critical lithography steps. In addition, the interface resistance between metal and active material is overlay-insensitive and by maximizing the interface areas, parasitic resistances are minimized. Memory array 100 does not have any isolated, small patterns such that the chemical mechanical planarization (CMP) process window is improved and mechanical stability is improved.

Memory array 100 includes a plurality of phase-change memory cells 104 a-104 d (collectively referred to as phase-change memory cells 104), a plurality of bit lines (BLs) 112 a-112 b (collectively referred to as bit lines 112), a plurality of word lines (WLs) 110 a-110 b (collectively referred to as word lines 110), and a plurality of ground lines (GLs) 114 a-114 b (collectively referred to as ground lines 114).

As used herein, the term “electrically coupled” is not meant to mean that the elements must be directly coupled together and intervening elements may be provided between the “electrically coupled” elements.

Each phase-change memory cell 104 is electrically coupled to a word line 110, a bit line 112, and a ground line 114. For example, phase-change memory cell 104 a is electrically coupled to bit line 112 a, word line 110 a, and ground line 114 a, and phase-change memory cell 104 b is electrically coupled to bit line 112 a, word line 110 b, and ground line 114 b. Phase-change memory cell 104 c is electrically coupled to bit line 112 b, word line 110 a, and ground line 114 a, and phase-change memory cell 104 d is electrically coupled to bit line 112 b, word line 110 b, and ground line 114 b.

Each phase-change memory cell 104 includes a phase-change element 106 and a transistor 108. While transistor 108 is a field-effect transistor (FET) in the illustrated embodiment, in other embodiments, transistor 108 can be another suitable device such as a bipolar transistor or a 3D transistor structure. Phase-change memory cell 104 a includes phase-change element 106 a and transistor 108 a. One side of phase-change element 106 a is electrically coupled to bit line 112 a, and the other side of phase-change element 106 a is electrically coupled to one side of the source-drain path of transistor 108 a. The other side of the source-drain path of transistor 108 a is electrically coupled to ground line 114 a. The gate of transistor 108 a is electrically coupled to word line 110 a. Phase-change memory cell 104 b includes phase-change element 106 b and transistor 108 b. One side of phase-change element 106 b is electrically coupled to bit line 112 a, and the other side of phase-change element 106 b is electrically coupled to one side of the source-drain path of transistor 108 b. The other side of the source-drain path of transistor 108 b is electrically coupled to ground line 114 b. The gate of transistor 108 b is electrically coupled to word line 110 b.

Phase-change memory cell 104 c includes phase-change element 106 c and transistor 108 c. One side of phase-change element 106 c is electrically coupled to bit line 112 b and the other side of phase-change element 106 c is electrically coupled to one side of the source-drain path of transistor 108 c. The other side of the source-drain path of transistor 108 c is electrically coupled to ground line 114 a. The gate of transistor 108 c is electrically coupled to word line 110 a. Phase-change memory cell 104 d includes phase-change element 106 d and transistor 108 d. One side of phase-change element 106 d is electrically coupled to bit line 112 b and the other side of phase-change element 106 d is electrically coupled to one side of the source-drain path of transistor 108 d. The other side of the source-drain path of transistor 108 d is electrically coupled to ground line 114 b. The gate of transistor 108 d is electrically coupled to word line 110 b.

In another embodiment, each phase-change element 106 is electrically coupled to a ground line 114 and each transistor 108 is electrically coupled to a bit line 112. For example, for phase-change memory cell 104 a, one side of phase-change element 106 a is electrically coupled to ground line 114 a. The other side of phase-change element 106 a is electrically coupled to one side of the source-drain path of transistor 108 a. The other side of the source-drain path of transistor 108 a is electrically coupled to bit line 112 a. In general, the ground lines 114 have a lower potential than the bit lines 112.

Each phase-change element 106 comprises a phase-change material that may be made up of a variety of materials in accordance with the present invention. Generally, chalcogenide alloys that contain one or more elements from group VI of the periodic table are useful as such materials. In one embodiment, the phase-change material of phase-change element 106 is made up of a chalcogenide compound material, such as GeSbTe, SbTe, GeTe or AgInSbTe. In another embodiment, the phase-change material is chalcogen free, such as GeSb, GaSb, InSb, or GeGaInSb. In other embodiments, the phase-change material is made up of any suitable material including one or more of the elements Ge, Sb, Te, Ga, As, In, Se, and S.

During a set operation of phase-change memory cell 104 a, a set current or voltage pulse is selectively enabled and sent through bit line 112 a to phase-change element 106 a thereby heating it above it's crystallization temperature (but usually below it's melting temperature) with word line 110 a selected to activate transistor 108 a. In this way, phase-change element 106 a reaches its crystalline state during this set operation. During a reset operation of phase-change memory cell 104 a, a reset current or voltage pulse is selectively enabled to bit line 112 a and sent to phase-change material element 106 a. The reset current or voltage quickly heats phase-change element 106 a above its melting temperature. After the current or voltage pulse is turned off, the phase-change element 106 a quickly quench cools into the amorphous state. Phase-change memory cells 104 b-104 d and other phase-change memory cells 104 in memory array 100 are set and reset similarly to phase-change memory cell 104 a using a similar current or voltage pulse.

FIG. 2A illustrates a cross-sectional view of one embodiment of an array of phase change memory cells 200. FIG. 2B illustrates a perpendicular cross-sectional view of array of phase change memory cells 200 illustrated in FIG. 2A. FIG. 2C illustrates a top view of array of phase change memory cells 200 illustrated in FIG. 2A. In one embodiment, array of phase change memory cells 100 is similar to array of phase change memory cells 200. Array of phase change memory cells 200 includes substrate 212, transistors 108, word lines 110, first contacts 206, second contacts 208, ground lines 114, dielectric material 210, 216, and 230, shallow trench isolation (STI) 214, inter level dielectric (ILD) 215, phase change material 107, and bits lines 112. Metal wiring (not shown) follows after the bit line level.

Transistors 108 for selecting storage locations 105 in phase change material 107 are formed in substrate 212 in rows and columns. The gates of transistors 108 are electrically coupled to word lines 110. Dielectric material 210 is deposited over transistors 108 and word lines 110. First contacts 206 electrically couple one side of the source-drain path of each transistor 108 to a ground line 114. Second contacts 208 electrically couple the other side of the source-drain path of each transistor 108 to a storage location 105, which is a part of phase change material 107. Each line of phase change material 107 is electrically coupled to a bit line 112. Bit lines 112 are perpendicular to word lines 110 and ground lines 114. Dielectric material 230 insulates ground lines 114 above first contacts 206. Dielectric material 216 insulates bits lines 112 and lines of phase change material 107 from adjacent bit lines 112 and lines of phase change material 107. STI 214 insulates transistors 108 from adjacent transistors 108, and ILD 215 insulates second contacts 208 from adjacent second contacts 208.

Lines of phase change material 107, which include storage locations 105, are self-aligned to bit lines 112. The self-alignment minimizes critical lithography steps in the fabrication of array of phase change memory cells 200. In addition, with self-alignment the interface resistances between second contacts 208 and phase change material 107 and between phase change material 107 and bit lines 112 is overlay insensitive and parasitic resistances are minimized.

In one embodiment, array of phase change memory cells 200 is scalable to 8F2 for dual gate memory cells, where “F” is the minimum feature size, or to 6F2 for single gate memory cells. In the embodiment for single gate memory cells, an active gate of a transistor 108 between every two adjacent memory cells is replaced with an isolation gate (i.e., the transistor is not used as a switch; rather it is always turned off), and a dummy ground line is formed above the isolation gate to separate adjacent memory cells. A first embodiment of a method for fabricating array of phase change memory cells 200 is described and illustrated with reference to the following FIGS. 3A-9C. A second embodiment of a method for fabricating array of phase change memory cells 200 is described and illustrated with reference to the following FIGS. 10A-17C.

FIG. 3A illustrates a cross-sectional view of one embodiment of a preprocessed wafer 218. FIG. 3B illustrates a perpendicular cross-sectional view of preprocessed wafer 218 illustrated in FIG. 3A. FIG. 3C illustrates a top view of preprocessed wafer 218 illustrated in FIG. 3A. Preprocessed wafer 218 includes substrate 212, transistors 108, word lines 110, first contacts 206, second contacts 208, STI 214, ILD 215, and dielectric material 210.

Transistors 108 are formed in substrate 212 in rows and columns. The gates of transistors 108 are electrically coupled to word lines 110. Dielectric material 210 is deposited over transistors 108 and word lines 110. First contacts 206 are electrically coupled to one side of the source-drain path of each transistor 108. Second contacts 208 are electrically coupled to the other side of the source-drain path of each transistor 108. STI 214 insulates transistors 108 from adjacent transistors 108, and ILD 215 insulates second contacts 208 from adjacent second contacts 208.

First contacts 206 and second contacts 208 are contact plugs, such as W plugs, Cu plugs, or other suitable conducting material plugs. Word lines 110 comprise doped poly-Si, W, TiN, NiSi, CoSi, TiSi, WSiX, or another suitable material. Dielectric material 210 comprises SiN or other suitable material that enables a borderless contact formation process for first contacts 206 and second contacts 208. STI 214 and ILD 215 comprise SiO2, fluorinated silica glass (FSG), boro-phosphorous silicate glass (BPSG), boro-silicate glass (BSG), or other suitable dielectric material. Word lines 110 are perpendicular to STI 214 and ILD 215.

FIG. 4 illustrates a cross-sectional view of one embodiment of preprocessed wafer 218, a conductive material layer 114 a, and a first dielectric material layer 230 a. Conductive material, such as W, Al, Cu, or other suitable conductive material is deposited over preprocessed wafer 218 to provide conductive material layer 114 a. Conductive material layer 114 a is deposited using chemical vapor deposition (CVD), atomic layer deposition (ALD), metal organic chemical vapor deposition (MOCVD), plasma vapor deposition (PVD), jet vapor deposition (JVP), or other suitable deposition technique.

Dielectric material, such as SiN or other suitable dielectric material, is deposited over conductive material layer 114 a to provide first dielectric material layer 230 a. First dielectric material layer 230 a is deposited using CVD, ALD, MOCVD, PVD, JVP, high-density plasma (HDP), or other suitable deposition technique.

FIG. 5 illustrates a cross-sectional view of one embodiment of preprocessed wafer 218, ground lines 114, and first dielectric material layer 230 b after etching first dielectric material layer 230 a and conductive material layer 114 a. First dielectric material layer 230 a and conductive material layer 114 a are etched to provide first dielectric material layer 230 b and ground lines 114 and to form trenches 220. Line lithography is used to pattern trenches 220 having a width 221 to expose second contacts 208. The line lithography does not need to be precisely centered over second contacts 208 as long as second contacts 208 are exposed. In this way, the line lithography is less critical yet the desired memory cell size is obtained.

FIG. 6 illustrates a cross-sectional view of one embodiment of preprocessed wafer 218, ground lines 114, first dielectric material layer 230 b, and a second dielectric material layer 230 c. Dielectric material, such as SiN or other suitable dielectric material, is conformally deposited over exposed portions of first dielectric material layer 230 b, ground lines 114, and preprocessed wafer 218 to provide second dielectric material layer 230 c. Second dielectric material layer 230 c is deposited using CVD, ALD, MOCVD, PVD, JVP, HDP, or other suitable deposition technique.

FIG. 7 illustrates a cross-sectional view of one embodiment of preprocessed wafer 218, ground lines 114, first dielectric material layer 230 b, and sidewall spacers 230 d after etching second dielectric material layer 230 c. Second dielectric material layer 230 c is etched using a spacer etch to form sidewall spacers 230 d and to expose second contacts 208. First dielectric material layer 230 b and sidewall spacers 230 d are collectively referred to as dielectric material 230.

FIG. 8A illustrates a cross-sectional view of one embodiment of preprocessed wafer 218, ground lines 114 encapsulated by dielectric material 230, a phase change material layer 107 a, and an electrode material layer 113 a. FIG. 8B illustrates a perpendicular cross-sectional view of the wafer illustrated in FIG. 8A. Phase change material, such as a chalcogenide compound material or other suitable phase change material, is deposited over exposed portions of dielectric material 230 and preprocessed wafer 218 to provide phase change material layer 107 a. Phase change material layer 107 a is deposited using CVD, ALD, MOCVD, PVD, JVP, or other suitable deposition technique. In one embodiment, phase change material layer 107 a is planarized to expose dielectric material 230.

Electrode material, such as TiN, TaN, W, Al, Cu, TiSiN, TaSiN, or other suitable electrode material, is deposited over phase change material layer 107 a to provide electrode material layer 113 a. Electrode material layer 113 a is deposited using CVD, ALD, MOCVD, PVD, JVP, or other suitable deposition technique.

FIG. 9A illustrates a cross-sectional view of one embodiment of preprocessed wafer 218, ground lines 114 encapsulated by dielectric material 230, phase change material layer 107, and bit lines 112 after etching electrode material layer 113 a and phase change material layer 107 a. FIG. 9B illustrates a perpendicular cross-sectional view of the wafer illustrated in FIG. 9A, and FIG. 9C illustrates a top view of the wafer illustrated in FIG. 9A. Electrode material layer 113 a and phase change material layer 107 a are etched to provide bit lines 112 and phase change material layer 107, which is self-aligned to bit lines 112. In the embodiment where phase change material layer 107 a is planarized to expose dielectric material 230, electrode material layer 113 a and phase change material layer 107 a are etched to provide bit lines 112 and phase change elements 106, which are self-aligned to bit lines 112.

In one embodiment, phase change material layer 107 is optionally undercut etched. Line lithography is used to pattern bit lines 112 and lines of phase change material 107 perpendicular to trenches 220 such that each storage location 105 in phase change material 107 contacts a second contact 208. The line lithography does not need to be precisely centered over second contacts 208 as long as the bottom portion of each storage location 105 in phase change material 107 contacts a second contact 208. In this way, the line lithography is less critical yet the desired memory cell size is obtained.

Dielectric material, such as SiO2, FSG, BPSG, BSG, or other suitable dielectric material, is deposited over exposed portions of bit lines 112, phase change material layer 107, dielectric material layer 230, and preprocessed wafer 218. The dielectric material layer is deposited using CVD, ALD, MOCVD, PVD, JVP, HDP, or other suitable deposition technique. The dielectric material layer is planarized to expose bit lines 112 and provide dielectric material layer 216. The dielectric material layer is planarized using CMP or another suitable planarization technique to provide array of phase change memory cells 200 a illustrated in FIGS. 2A-2C.

FIG. 10A illustrates a cross-sectional view of one embodiment of a preprocessed wafer 218. FIG. 10B illustrates a perpendicular cross-sectional view of preprocessed wafer 218 illustrated in FIG. 10A. FIG. 10C illustrates a top view of preprocessed wafer 218 illustrated in FIG. 10A. Preprocessed wafer 218 includes substrate 212, transistors 108, word lines 110, first contacts 206, second contacts 208, STI 214, ILD 215, and dielectric material 210.

Transistors 108 are formed in substrate 212 in rows and columns. The gates of transistors 108 are electrically coupled to word lines 110. Dielectric material 210 is deposited over transistors 108 and word lines 110. First contacts 206 are electrically coupled to one side of the source-drain path of each transistor 108. Second contacts 208 are electrically coupled to the other side of the source-drain path of each transistor 108. STI 214 insulates transistors 108 from adjacent transistors 108, and ILD 215 insulates second contacts 208 from adjacent second contacts 208.

First contacts 206 and second contacts 208 are contact plugs, such as W plugs, Cu plugs, or other suitable conducting material plugs. Word lines 110 comprise doped poly-Si, W, TiN, NiSi, CoSi, TiSi, WSiX, or another suitable material. Dielectric material 210 comprises SiN or other suitable material that enables a borderless contact formation process for first contacts 206 and second contacts 208. STI 214 and ILD 215 comprise SiO2, FSG, BPSG, BSG, or other suitable dielectric material. Word lines 110 are perpendicular to STI 214 and ILD 215.

FIG. 11 illustrates a cross-sectional view of one embodiment of preprocessed wafer 218, a conductive material layer 114 a, and a first dielectric material layer 230 a. Conductive material, such as W, Al, Cu, or other suitable conductive material is deposited over preprocessed wafer 218 to provide conductive material layer 114 a. Conductive material layer 114 a is deposited using CVD, ALD, MOCVD, PVD, JVP, or other suitable deposition technique.

Dielectric material, such as SiN or other suitable dielectric material, is deposited over conductive material layer 114 a to provide first dielectric material layer 230 a. First dielectric material layer 230 a is deposited using CVD, ALD, MOCVD, PVD, JVP, HDP, or other suitable deposition technique.

FIG. 12 illustrates a cross-sectional view of one embodiment of preprocessed wafer 218, ground lines 114, and first dielectric material layer 230 b after etching first dielectric material layer 230 a and conductive material layer 114 a. First dielectric material layer 230 a and conductive material layer 114 a are etched to provide first dielectric material layer 230 b and ground lines 114 and to form trenches 220. Line lithography is used to pattern trenches 220 having a width 221 to expose second contacts 208. The line lithography does not need to be precisely centered over second contacts 208 as long as second contacts 208 are exposed. In this way, the line lithography is less critical yet the desired memory cell size is obtained.

FIG. 13 illustrates a cross-sectional view of one embodiment of preprocessed wafer 218, ground lines 114, first dielectric material layer 230 b, and a second dielectric material layer 230 c. Dielectric material, such as SiN or other suitable dielectric material, is conformally deposited over exposed portions of first dielectric material layer 230 b, ground lines 114, and preprocessed wafer 218 to provide second dielectric material layer 230 c. Second dielectric material layer 230 c is deposited using CVD, ALD, MOCVD, PVD, JVP, HDP, or other suitable deposition technique.

FIG. 14 illustrates a cross-sectional view of one embodiment of preprocessed wafer 218, ground lines 114, first dielectric material layer 230 b, and sidewall spacers 230 d after etching second dielectric material layer 230 c. Second dielectric material layer 230 c is etched using a spacer etch to form sidewall spacers 230 d and to expose second contacts 208. First dielectric material layer 230 b and sidewall spacers 230 d are collectively referred to as dielectric material 230.

FIG. 15A illustrates a cross-sectional view of one embodiment of preprocessed wafer 218, ground lines 114 encapsulated by dielectric material 230, and a dielectric material layer 216 a. FIG. 15B illustrates a perpendicular cross-sectional view of the wafer illustrated in FIG. 15A. Dielectric material, such as SiO2, FSG, BPSG, BSG, or other suitable dielectric material, is deposited over exposed portions of dielectric material 230 and preprocessed wafer 218 to provide dielectric material layer 216 a. Dielectric material layer 216 a is deposited using CVD, ALD, MOCVD, PVD, JVP, HDP, or other suitable deposition technique.

FIG. 16A illustrates a cross-sectional view of one embodiment of preprocessed wafer 218, ground lines 114 encapsulated by dielectric material 230, dielectric material layer 216, and a phase change material layer 107 a. FIG. 16B illustrates a perpendicular cross-sectional view of the wafer illustrated in FIG. 16A. Dielectric material layer 216 a is etched to provide dielectric material layer 216. Line lithography is used to pattern trenches perpendicular to trenches 220 such that second contacts 208 and portions of dielectric material 230 are exposed. The line lithography does not need to be precisely centered over second contacts 208 as long as second contacts 208 are exposed. In this way, the line lithography is less critical yet the desired memory cell size is obtained.

Phase change material, such as a chalcogenide compound material or other suitable phase change material, is deposited over exposed portions of dielectric material layer 216, dielectric material 230, and preprocessed wafer 218 to provide a phase change material layer. The phase change material layer is deposited using CVD, ALD, MOCVD, PVD, JVP, or other suitable deposition technique. The phase change material layer is planarized to expose dielectric material layer 216 to provide phase change material layer 107 a. The phase change material layer is planarized using CMP or another suitable planarization technique.

FIG. 17A illustrates a cross-sectional view of one embodiment of preprocessed wafer 218, ground lines 114 encapsulated by dielectric material 230, phase change material layer 107, and bit lines 112. FIG. 17B illustrates a perpendicular cross-sectional view of the wafer illustrated in FIG. 17A, and FIG. 17C illustrates a top view of the wafer illustrated in FIG. 17A. Phase change material layer 107 a is recess etched to provide phase change material layer 107. Electrode material, such as TiN, TaN, W, Al, Cu, TiSiN, TaSiN, or other suitable electrode material, is deposited over phase change material layer 107 and dielectric material layer 216 to provide an electrode material layer. The electrode material layer is deposited using CVD, ALD, MOCVD, PVD, JVP, or other suitable deposition technique. The electrode material layer is planarized to expose dielectric material layer 216 to provide bit lines 112. The electrode material layer is planarized using CMP or another suitable planarization technique to provide array of phase change memory cells 200 a illustrated in FIGS. 2A-2C.

Embodiments of the present invention provide an array of phase change memory cells fabricated using line lithography and self-aligned processing to minimize critical lithography steps. In addition, interface resistances between metal and active material in the array is overlay-insensitive and by maximizing the interface areas, parasitic resistances are minimized. The array of phase change memory cells has an improved chemical mechanical planarization (CMP) process window and improved mechanical stability during fabrication.

Although specific embodiments have been illustrated and described herein, it will be appreciated by those of ordinary skill in the art that a variety of alternate and/or equivalent implementations may be substituted for the specific embodiments shown and described without departing from the scope of the present invention. This application is intended to cover any adaptations or variations of the specific embodiments discussed herein. Therefore, it is intended that this invention be limited only by the claims and the equivalents thereof.

Claims (22)

1. A memory comprising:
transistors in rows and columns providing an array;
first conductive lines in columns across the array;
second conductive lines encapsulated by dielectric material in rows across the array, each second conductive line coupled to one side of the source-drain path of the transistors in each row; and
phase change elements between the second conductive lines and contacting the first conductive lines and self-aligned to the first conductive lines, each phase change element coupled to the other side of the source-drain path of a transistor.
2. The memory of claim 1, wherein the first conductive lines are bit lines and the second conductive lines are ground lines.
3. The memory of claim 1, further comprising:
word lines in rows across the array, each word line coupled to gates of the transistors in each row.
4. The memory of claim 1, wherein the memory is scalable to 6F2, where F is a minimum feature size.
5. The memory of claim 1, wherein the memory is scalable to 8F2, where F is a minimum feature size.
6. A memory comprising:
transistors in rows and columns providing an array;
first conductive lines in columns across the array;
second conductive lines encapsulated by dielectric material in rows across the array, each second conductive line coupled to one side of the source-drain path of the transistors in each row; and
phase change material in columns across the array and providing storage locations between the second conductive lines, the phase change material contacting the first conductive lines and self-aligned to the first conductive lines, each storage location coupled to the other side of the source-drain path of a transistor.
7. The memory of claim 6, wherein the first conductive lines are bit lines and the second conductive lines are ground lines.
8. The memory of claim 6, further comprising:
word lines in rows across the array, each word line coupled to gates of the transistors in each row.
9. The memory of claim 6, wherein the memory is scalable to 6F2, where F is a minimum feature size.
10. The memory of claim 6, wherein the memory is scalable to 8F2, where F is a minimum feature size.
11. An integrated circuit comprising:
transistors in rows and columns providing an array;
first conductive lines in columns across the array;
second conductive lines encapsulated by dielectric material in rows across the array, each second conductive line coupled to one side of the source-drain path of the transistors in each row; and
resistance changing elements between the second conductive lines and contacting the first conductive lines and self-aligned to the first conductive lines, each resistance changing element coupled to the other side of the source-drain path of a transistor.
12. The integrated circuit of claim 11, wherein the first conductive lines are bit lines and the second conductive lines are ground lines.
13. The integrated circuit of claim 11, further comprising:
word lines in rows across the array, each word line coupled to gates of the transistors in each row.
14. The integrated circuit of claim 11, wherein the integrated circuit is scalable to 6F2, where F is a minimum feature size.
15. The integrated circuit of claim 11, wherein the integrated circuit is scalable to 8F2, where F is a minimum feature size.
16. The integrated circuit of claim 11, wherein the resistance changing elements comprise phase change elements.
17. An integrated circuit comprising:
transistors in rows and columns providing an array;
first conductive lines in columns across the array;
second conductive lines encapsulated by dielectric material in rows across the array, each second conductive line coupled to one side of the source-drain path of the transistors in each row; and
resistance changing material in columns across the array and providing storage locations between the second conductive lines, the resistance changing material contacting the first conductive lines and self-aligned to the first conductive lines, each storage location coupled to the other side of the source-drain path of a transistor.
18. The integrated circuit of claim 17, wherein the first conductive lines are bit lines and the second conductive lines are ground lines.
19. The integrated circuit of claim 17, further comprising:
word lines in rows across the array, each word line coupled to gates of the transistors in each row.
20. The integrated circuit of claim 17, wherein the integrated circuit is scalable to 6F2, where F is a minimum feature size.
21. The integrated circuit of claim 17, wherein the integrated circuit is scalable to 8F2, where F is a minimum feature size.
22. The integrated circuit of claim 17, wherein the resistance changing material comprises phase change material.
US11/366,151 2006-03-02 2006-03-02 Phase change memory fabricated using self-aligned processing Active 2026-05-30 US7362608B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US11/366,151 US7362608B2 (en) 2006-03-02 2006-03-02 Phase change memory fabricated using self-aligned processing

Applications Claiming Priority (5)

Application Number Priority Date Filing Date Title
US11/366,151 US7362608B2 (en) 2006-03-02 2006-03-02 Phase change memory fabricated using self-aligned processing
EP07004166A EP1830362A3 (en) 2006-03-02 2007-02-28 Phase change memory fabricated using self-aligned processing
JP2007051384A JP2007273962A (en) 2006-03-02 2007-03-01 Phase change memory formed using self-aligned process
CN 200710100698 CN101064331B (en) 2006-03-02 2007-03-02 Phase change memory fabricated using self-aligned process
KR1020070020883A KR100807677B1 (en) 2006-03-02 2007-03-02 Phase change memory fabricated using self-aligned processing

Publications (2)

Publication Number Publication Date
US20070206408A1 US20070206408A1 (en) 2007-09-06
US7362608B2 true US7362608B2 (en) 2008-04-22

Family

ID=38080813

Family Applications (1)

Application Number Title Priority Date Filing Date
US11/366,151 Active 2026-05-30 US7362608B2 (en) 2006-03-02 2006-03-02 Phase change memory fabricated using self-aligned processing

Country Status (5)

Country Link
US (1) US7362608B2 (en)
EP (1) EP1830362A3 (en)
JP (1) JP2007273962A (en)
KR (1) KR100807677B1 (en)
CN (1) CN101064331B (en)

Cited By (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20080056022A1 (en) * 2006-08-31 2008-03-06 Micron Technology, Inc. Phase-Change Random Access Memory Employing Read Before Write for Resistance Stabilization
US7889536B2 (en) * 2007-12-17 2011-02-15 Qimonda Ag Integrated circuit including quench devices
US20110049462A1 (en) * 2009-08-28 2011-03-03 International Business Machines Corporation Flat lower bottom electrode for phase change memory cell
US20110049460A1 (en) * 2009-08-28 2011-03-03 International Business Machines Corporation Single mask adder phase change memory element
US20110116307A1 (en) * 2009-11-16 2011-05-19 International Business Machines Corporation Phase change memory device suitable for high temperature operation
US20110121252A1 (en) * 2009-11-25 2011-05-26 International Business Machines Corporation Single mask adder phase change memory element
US20110210307A1 (en) * 2009-08-28 2011-09-01 International Business Machines Corporation Chemical mechanical polishing stop layer for fully amorphous phase change memory pore cell
US20120075923A1 (en) * 2010-09-23 2012-03-29 Numonyx B.V. Phase change memory state determination using threshold edge detection
US9059394B2 (en) 2009-11-16 2015-06-16 International Business Machines Corporation Self-aligned lower bottom electrode

Families Citing this family (22)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8537605B2 (en) * 2008-02-12 2013-09-17 Panasonic Corporation Nonvolatile semiconductor memory device having coplanar surfaces at resistance variable layer and wiring layer and manufacturing method thereof
WO2009111256A2 (en) 2008-03-04 2009-09-11 Arizona Board Regents For And On Behalf Of Arizona State University Method and system for surface water treatment
US9941332B2 (en) * 2009-10-12 2018-04-10 Monolithic 3D Inc. Semiconductor memory device and structure
US10043781B2 (en) 2009-10-12 2018-08-07 Monolithic 3D Inc. 3D semiconductor device and structure
US10354995B2 (en) 2009-10-12 2019-07-16 Monolithic 3D Inc. Semiconductor memory device and structure
US10388863B2 (en) 2009-10-12 2019-08-20 Monolithic 3D Inc. 3D memory device and structure
US10157909B2 (en) 2009-10-12 2018-12-18 Monolithic 3D Inc. 3D semiconductor device and structure
US10366970B2 (en) 2009-10-12 2019-07-30 Monolithic 3D Inc. 3D semiconductor device and structure
US10497713B2 (en) 2010-11-18 2019-12-03 Monolithic 3D Inc. 3D semiconductor memory device and structure
US10217667B2 (en) 2011-06-28 2019-02-26 Monolithic 3D Inc. 3D semiconductor device, fabrication method and system
US10388568B2 (en) 2011-06-28 2019-08-20 Monolithic 3D Inc. 3D semiconductor device and system
US10290682B2 (en) 2010-10-11 2019-05-14 Monolithic 3D Inc. 3D IC semiconductor device and structure with stacked memory
US10115663B2 (en) 2012-12-29 2018-10-30 Monolithic 3D Inc. 3D semiconductor device and structure
US8902663B1 (en) 2013-03-11 2014-12-02 Monolithic 3D Inc. Method of maintaining a memory state
US10325651B2 (en) 2013-03-11 2019-06-18 Monolithic 3D Inc. 3D semiconductor device with stacked memory
US10224279B2 (en) 2013-03-15 2019-03-05 Monolithic 3D Inc. Semiconductor device and structure
US9021414B1 (en) 2013-04-15 2015-04-28 Monolithic 3D Inc. Automation for monolithic 3D devices
US10297586B2 (en) 2015-03-09 2019-05-21 Monolithic 3D Inc. Methods for processing a 3D semiconductor device
US10381328B2 (en) 2015-04-19 2019-08-13 Monolithic 3D Inc. Semiconductor device and structure
CN108401468A (en) 2015-09-21 2018-08-14 莫诺利特斯3D有限公司 3D semiconductor devices and structure
US10522225B1 (en) 2015-10-02 2019-12-31 Monolithic 3D Inc. Semiconductor device with non-volatile memory
US10418369B2 (en) 2015-10-24 2019-09-17 Monolithic 3D Inc. Multi-level semiconductor memory device and structure

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6545903B1 (en) * 2001-12-17 2003-04-08 Texas Instruments Incorporated Self-aligned resistive plugs for forming memory cell with phase change material
US6579760B1 (en) 2002-03-28 2003-06-17 Macronix International Co., Ltd. Self-aligned, programmable phase change memory
US20050242338A1 (en) 2004-04-30 2005-11-03 Hart Mark W Non-planarized, self-aligned, non-volatile phase-change memory array and method of formation
DE102004014487A1 (en) 2004-03-24 2005-11-17 Infineon Technologies Ag Memory device with embedded in insulating material, active material
US20050254310A1 (en) * 2004-05-13 2005-11-17 Dongguk University Nonvolatile semiconductor memory device including ferroelectric semiconductor pattern and methods for writing data in and reading data from the same
US7208751B2 (en) * 2002-09-13 2007-04-24 Renesas Technology Corp. Non-volatile semiconductor memory device allowing shrinking of memory cell

Family Cites Families (22)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH10247664A (en) * 1997-03-04 1998-09-14 Hitachi Ltd Semiconductor integrated circuit device and manufacture thereof
JPH11214640A (en) 1998-01-28 1999-08-06 Hitachi Device Eng Co Ltd Semiconductor memory element, semiconductor memory and control method thereof
US7157314B2 (en) * 1998-11-16 2007-01-02 Sandisk Corporation Vertically stacked field programmable nonvolatile memory and method of fabrication
US6534781B2 (en) * 2000-12-26 2003-03-18 Ovonyx, Inc. Phase-change memory bipolar array utilizing a single shallow trench isolation for creating an individual active area region for two memory array elements and one bipolar base contact
US6531373B2 (en) * 2000-12-27 2003-03-11 Ovonyx, Inc. Method of forming a phase-change memory cell using silicon on insulator low electrode in charcogenide elements
US6800563B2 (en) * 2001-10-11 2004-10-05 Ovonyx, Inc. Forming tapered lower electrode phase-change memories
US6909656B2 (en) 2002-01-04 2005-06-21 Micron Technology, Inc. PCRAM rewrite prevention
JP4541651B2 (en) * 2003-03-13 2010-09-08 シャープ株式会社 Resistance change function body, memory, manufacturing method thereof, semiconductor device, and electronic apparatus
JP2005032855A (en) * 2003-07-09 2005-02-03 Matsushita Electric Ind Co Ltd Semiconductor storage device and its fabricating process
US7471552B2 (en) * 2003-08-04 2008-12-30 Ovonyx, Inc. Analog phase change memory
JP4567963B2 (en) * 2003-12-05 2010-10-27 ルネサスエレクトロニクス株式会社 Semiconductor integrated circuit device
JP2005203389A (en) * 2004-01-13 2005-07-28 Sharp Corp Method for fabricating nonvolatile semiconductor memory
US7034332B2 (en) * 2004-01-27 2006-04-25 Hewlett-Packard Development Company, L.P. Nanometer-scale memory device utilizing self-aligned rectifying elements and method of making
JP2005244145A (en) * 2004-01-28 2005-09-08 Sharp Corp Semiconductor memory device and method of manufacturing the same
KR100656280B1 (en) * 2004-04-30 2006-12-11 주식회사 하이닉스반도체 Phase change memory device including phase change device connected to transistor in parallel
EP1755165A4 (en) * 2004-05-25 2010-11-03 Renesas Electronics Corp Semiconductor device
US7411208B2 (en) 2004-05-27 2008-08-12 Samsung Electronics Co., Ltd. Phase-change memory device having a barrier layer and manufacturing method
KR100997783B1 (en) * 2004-06-30 2010-12-02 주식회사 하이닉스반도체 Phase change RAM device and method of manufacturing the same
KR100655796B1 (en) * 2004-08-17 2006-12-11 삼성전자주식회사 Phase-changeable memory device and method of manufacturing the same
KR100719346B1 (en) * 2005-04-19 2007-05-17 삼성전자주식회사 Resistive memory cell, method for forming the same and resistive memory array using the same
JP4490323B2 (en) * 2005-04-20 2010-06-23 日本電信電話株式会社 Memory device
US7714315B2 (en) * 2006-02-07 2010-05-11 Qimonda North America Corp. Thermal isolation of phase change memory cells

Patent Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6545903B1 (en) * 2001-12-17 2003-04-08 Texas Instruments Incorporated Self-aligned resistive plugs for forming memory cell with phase change material
US6579760B1 (en) 2002-03-28 2003-06-17 Macronix International Co., Ltd. Self-aligned, programmable phase change memory
US6750101B2 (en) 2002-03-28 2004-06-15 Macronix International Co., Ltd. Method of manufacturing self-aligned, programmable phase change memory
US7208751B2 (en) * 2002-09-13 2007-04-24 Renesas Technology Corp. Non-volatile semiconductor memory device allowing shrinking of memory cell
DE102004014487A1 (en) 2004-03-24 2005-11-17 Infineon Technologies Ag Memory device with embedded in insulating material, active material
US20050242338A1 (en) 2004-04-30 2005-11-03 Hart Mark W Non-planarized, self-aligned, non-volatile phase-change memory array and method of formation
US20050254310A1 (en) * 2004-05-13 2005-11-17 Dongguk University Nonvolatile semiconductor memory device including ferroelectric semiconductor pattern and methods for writing data in and reading data from the same

Non-Patent Citations (6)

* Cited by examiner, † Cited by third party
Title
F. Pellizzer et al., "Novel muTrench Phase-Change Memory Cell for Embedded and Stand-Alone Non-Volatile Memory Applications", VLSI, 2004.
H. Horrii et al., "A Novel Cell Technology Using N-doped GeSbTe Films for Phase Change RAM", VLSI 2003.
S.J. Ahn et al., "Highly Manufacturable High Density Phase Change Memory of 64 Mb and Beyond", IEDM 2004.
Stefan Lai et al., "OUM-A 180 nm Nonvolatile Memory Cell Element Technology For Stand Alone and Embedded Applications", IEDM 2001.
Y.H. Ha et al., "An Edge Contact Type Cell for Phase Change RAM Featuring Very Low Power Consumption", VLSI, 2003.
Y.N. Hwang et al., "Full Integration and Reliability Evaluation of Phase-change RAM Based on 0.24 mum-CMOS Technologies", VLSI, 2003.

Cited By (20)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20080056022A1 (en) * 2006-08-31 2008-03-06 Micron Technology, Inc. Phase-Change Random Access Memory Employing Read Before Write for Resistance Stabilization
US7505330B2 (en) * 2006-08-31 2009-03-17 Micron Technology, Inc. Phase-change random access memory employing read before write for resistance stabilization
US20090154228A1 (en) * 2006-08-31 2009-06-18 Micron Technology, Inc. Random Access Memory Employing Read Before Write for Resistance Stabilization
US7729179B2 (en) 2006-08-31 2010-06-01 Micron Technology, Inc. Random access memory employing read before write for resistance stabilization
US7889536B2 (en) * 2007-12-17 2011-02-15 Qimonda Ag Integrated circuit including quench devices
US8283650B2 (en) 2009-08-28 2012-10-09 International Business Machines Corporation Flat lower bottom electrode for phase change memory cell
US20110049460A1 (en) * 2009-08-28 2011-03-03 International Business Machines Corporation Single mask adder phase change memory element
US8415653B2 (en) 2009-08-28 2013-04-09 International Business Machines Corporation Single mask adder phase change memory element
US8492194B2 (en) 2009-08-28 2013-07-23 International Business Machines Corporation Chemical mechanical polishing stop layer for fully amorphous phase change memory pore cell
US20110210307A1 (en) * 2009-08-28 2011-09-01 International Business Machines Corporation Chemical mechanical polishing stop layer for fully amorphous phase change memory pore cell
US20110049462A1 (en) * 2009-08-28 2011-03-03 International Business Machines Corporation Flat lower bottom electrode for phase change memory cell
US8471236B2 (en) 2009-08-28 2013-06-25 International Business Machines Corporation Flat lower bottom electrode for phase change memory cell
US8283202B2 (en) 2009-08-28 2012-10-09 International Business Machines Corporation Single mask adder phase change memory element
US9059394B2 (en) 2009-11-16 2015-06-16 International Business Machines Corporation Self-aligned lower bottom electrode
US8233317B2 (en) 2009-11-16 2012-07-31 International Business Machines Corporation Phase change memory device suitable for high temperature operation
US20110116307A1 (en) * 2009-11-16 2011-05-19 International Business Machines Corporation Phase change memory device suitable for high temperature operation
US8395192B2 (en) 2009-11-25 2013-03-12 International Business Machines Corporation Single mask adder phase change memory element
US20110121252A1 (en) * 2009-11-25 2011-05-26 International Business Machines Corporation Single mask adder phase change memory element
US8194441B2 (en) * 2010-09-23 2012-06-05 Micron Technology, Inc. Phase change memory state determination using threshold edge detection
US20120075923A1 (en) * 2010-09-23 2012-03-29 Numonyx B.V. Phase change memory state determination using threshold edge detection

Also Published As

Publication number Publication date
JP2007273962A (en) 2007-10-18
KR20070090811A (en) 2007-09-06
CN101064331A (en) 2007-10-31
US20070206408A1 (en) 2007-09-06
EP1830362A2 (en) 2007-09-05
KR100807677B1 (en) 2008-02-28
CN101064331B (en) 2010-05-26
EP1830362A3 (en) 2008-06-25

Similar Documents

Publication Publication Date Title
US6836423B2 (en) Single level metal memory cell using chalcogenide cladding
KR100873172B1 (en) Phase change memory cell having multilayer thermal insulation and method thereof
US8129706B2 (en) Structures and methods of a bistable resistive random access memory
US7473574B2 (en) Memory element with improved contacts
US7929340B2 (en) Phase change memory cell and manufacturing method
US6759267B2 (en) Method for forming a phase change memory
EP1796167B1 (en) Storage element
EP1171920B1 (en) Electrically programmable memory element with improved contacts
US7566646B2 (en) Three dimensional programmable device and method for fabricating the same
US7728319B2 (en) Vertical phase change memory cell and methods for manufacturing thereof
US8138028B2 (en) Method for manufacturing a phase change memory device with pillar bottom electrode
US8039828B2 (en) Semiconductor device and method of fabricating the same
TWI393217B (en) Phase change memory structures and methods
US6605527B2 (en) Reduced area intersection between electrode and programming element
US6961258B2 (en) Pore structure for programmable device
US6894305B2 (en) Phase-change memory devices with a self-heater structure
US20060175599A1 (en) Phase change memory cell with high read margin at low power operation
US7514704B2 (en) Phase-change memory device and method of manufacturing the same
US20060124916A1 (en) Self-aligned small contact phase-change memory method and device
US20100084625A1 (en) Memory Device
US7521706B2 (en) Phase change memory devices with contact surface area to a phase changeable material defined by a sidewall of an electrode hole and methods of forming the same
US7442602B2 (en) Methods of fabricating phase change memory cells having a cell diode and a bottom electrode self-aligned with each other
US20070108077A1 (en) Spacer Electrode Small Pin Phase Change Memory RAM and Manufacturing Method
US6774387B2 (en) Programmable resistance memory element
US20070249090A1 (en) Phase-change memory cell adapted to prevent over-etching or under-etching

Legal Events

Date Code Title Description
AS Assignment

Owner name: INFINEON TECHNOLOGIES AG, GERMANY

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:GRUENING-VON SCHWERIN, ULRIKE;REEL/FRAME:017347/0558

Effective date: 20060302

Owner name: INFINEON TECHNOLOGIES NORTH AMERICA CORP., CALIFOR

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:HAPP, THOMAS;REEL/FRAME:017347/0546

Effective date: 20060302

AS Assignment

Owner name: INFINEON TECHNOLOGIES AG, GERMANY

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:INFINEON TECHNOLOGIES NORTH AMERICA CORP.;REEL/FRAME:017378/0920

Effective date: 20060324

Owner name: INFINEON TECHNOLOGIES AG,GERMANY

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:INFINEON TECHNOLOGIES NORTH AMERICA CORP.;REEL/FRAME:017378/0920

Effective date: 20060324

STCF Information on status: patent grant

Free format text: PATENTED CASE

AS Assignment

Owner name: QIMONDA AG, GERMANY

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:INFINEON TECHNOLOGIES AG;REEL/FRAME:023773/0001

Effective date: 20060425

Owner name: QIMONDA AG,GERMANY

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:INFINEON TECHNOLOGIES AG;REEL/FRAME:023773/0001

Effective date: 20060425

FPAY Fee payment

Year of fee payment: 4

AS Assignment

Owner name: INFINEON TECHNOLOGIES AG, GERMANY

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:QIMONDA AG;REEL/FRAME:035623/0001

Effective date: 20141009

FPAY Fee payment

Year of fee payment: 8

FEPP Fee payment procedure

Free format text: MAINTENANCE FEE REMINDER MAILED (ORIGINAL EVENT CODE: REM.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY