US7122403B2 - Method of interconnecting die and substrate - Google Patents
Method of interconnecting die and substrate Download PDFInfo
- Publication number
- US7122403B2 US7122403B2 US11/010,123 US1012304A US7122403B2 US 7122403 B2 US7122403 B2 US 7122403B2 US 1012304 A US1012304 A US 1012304A US 7122403 B2 US7122403 B2 US 7122403B2
- Authority
- US
- United States
- Prior art keywords
- die
- substrate
- temperature
- solder
- bump
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L24/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/30—Assembling printed circuits with electric components, e.g. with resistor
- H05K3/32—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits
- H05K3/34—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits by soldering
- H05K3/341—Surface mounted components
- H05K3/3431—Leadless components
- H05K3/3436—Leadless components having an array of bottom contacts, e.g. pad grid array or ball grid array components
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13099—Material
- H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/13101—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of less than 400°C
- H01L2224/13111—Tin [Sn] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13099—Material
- H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/13138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/13147—Copper [Cu] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
- H01L2224/818—Bonding techniques
- H01L2224/81801—Soldering or alloying
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01005—Boron [B]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01006—Carbon [C]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01029—Copper [Cu]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01047—Silver [Ag]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/0105—Tin [Sn]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01082—Lead [Pb]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/013—Alloys
- H01L2924/0132—Binary Alloys
- H01L2924/01322—Eutectic Alloys, i.e. obtained by a liquid transforming into two solid phases
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/013—Alloys
- H01L2924/014—Solder alloys
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/156—Material
- H01L2924/15786—Material with a principal constituent of the material being a non metallic, non metalloid inorganic material
- H01L2924/15787—Ceramics, e.g. crystalline carbides, nitrides or oxides
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/10—Details of components or other objects attached to or integrated in a printed circuit board
- H05K2201/10613—Details of electrical connections of non-printed components, e.g. special leads
- H05K2201/10621—Components characterised by their electrical contacts
- H05K2201/10674—Flip chip
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/10—Details of components or other objects attached to or integrated in a printed circuit board
- H05K2201/10613—Details of electrical connections of non-printed components, e.g. special leads
- H05K2201/10954—Other details of electrical connections
- H05K2201/10992—Using different connection materials, e.g. different solders, for the same connection
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02P—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN THE PRODUCTION OR PROCESSING OF GOODS
- Y02P70/00—Climate change mitigation technologies in the production process for final industrial or consumer products
- Y02P70/50—Manufacturing or production processes characterised by the final manufactured product
Definitions
- the invention relates to an improved low resistance package-to-die interconnect scheme for reduced die stresses, and particularly to an electronic assembly/semiconductor package employing the same.
- a method of interconnecting a die and substrate according to the invention is also disclosed.
- FIGS. 1–3 of the drawings A conventional die to package interconnect architecture is illustrated in FIGS. 1–3 of the drawings.
- the interconnect scheme between die 2 and substrate 3 comprises copper bumps 4 which are electroplated on the die, and eutectic AgSn solder 5 which is paste printed on the substrate lands.
- Soldered joints are formed in the conventional process by placing the die with copper bumps and the substrate with contact lands or pads to which solder has been applied in contact with one another and heating the die and substrate together to a temperature higher than the solder melting temperature, followed by cooling the soldered assembly.
- the solder on the contact pads of the substrate is reflowed during this joining process to wet the copper standoffs on the die to form the soldered joints.
- the die in the conventional package comprises thin film, inter layer dielectric (ILD) layers 6 , see FIG. 4 , on its front, lower surface under the copper bumps of the interconnect architecture.
- ILD inter layer dielectric
- a current focus for addressing the reliability issue posed by such ILD delamination in the die is on increasing the ILD material cohesive and adhesive strengths by modifying its chemistry, and by interface toughening schemes.
- the ILD material that is typically used is carbon doped oxide.
- other ILD materials being evaluated for possible use are significantly weaker than the carbon doped oxide ILD material. Measurements on candidate materials indicate they are in some cases 10 to 100 times, e.g., at least about an order of magnitude, weaker than carbon doped oxide. These materials may be too weak to be accommodated in dies which are to be packaged using the current package-to-die interconnect architecture. An improved, low resistance package-to-die interconnect scheme for reducing die stresses would make it possible to use these significantly weaker ILD materials in the packaged die.
- FIG. 1 is a schematic illustration of a current interconnect scheme.
- FIG. 2 is an enlarged view of a portion of the prior art interconnect scheme within the box A of FIG. 1 .
- FIG. 3 is a schematic view of the die with copper bumps of the conventional interconnect scheme of FIGS. 1 and 2 .
- FIG. 4 is an enlarged view of a portion of the die with copper bumps within the circle B in FIG. 3 , marked with the line b–b 1 for stress plots, and showing thin film ILD layers in the lower, front surface of the die under a copper bump.
- FIG. 5 is a schematic drawing of the die with ILD layer and copper bump wherein stresses in the ILD layer when the die is subjected to a thermal transient are shown in a stress contour plot along the ILD layer wherein the more darkly shaded region represents the region of highest stresses.
- FIG. 6 shows plots of peeling stress in the ILD layer as a function of distance along the die bump for a copper bump of the prior art interconnect scheme and for two solder die bumps according to the present invention, when heated to the same temperature.
- FIG. 7 is a comparison of normalized ILD peeling stress for the interconnect scheme of the present invention wherein a copper bump is provided on the substrate and the prior art interconnect scheme of FIGS. 1–3 where the copper bump is on the die.
- FIG. 8 is a schematic illustration of an interconnect scheme/electronic assembly/semiconductor package of an example embodiment of the present invention.
- FIG. 9 is an enlarged view of a portion of the interconnect scheme of FIG. 8 shown within the box C.
- FIG. 10 is a schematic illustration of the die and substrate for making the interconnect scheme of FIGS. 8 and 9 , shown before contacting the solder bump on the die with the copper contact member/bump on the substrate for soldering.
- FIGS. 8–10 An example embodiment of a package 7 with a package-die interconnect scheme according to the present invention is depicted in FIGS. 8–10 .
- the package utilizes copper bumps 8 on a substrate 9 and solder bumps 10 on a die 11 .
- the lower yield strength solder material a AgSn solder in the example, acts as the die bump.
- the solder is electroplated on the die to form the die bumps 10 .
- the copper bumps 8 on the substrate may be copper columns or studs, as needed. They are electroplated on the substrate lands or pads to provide standoffs, and to lower the resistance of the interconnect. If copper columns are not needed for performance, a solder with a melting temperature higher than the melting temperature of the solder on the die could be electroplated on the substrate for stand-off.
- the present invention addresses the problem of ILD delamination under the die bumps during temperature cycling of the package by lowering the yield strength of the die bump material in relation to the copper or other conductive material of the contact member/stand-off on the substrate. This change has been found to help ILD integrity. Lowering the yield strength of the die bump material reduces the stresses transferred to the die (simplistically, the bump deforms in-elastically absorbing energy). More specifically, crystal structure correlations, and measurements indicate that the yield strength of the electroplated copper used for the die bumps in the conventional interconnect scheme of FIGS. 1–3 , is in the 350–450 MPa range, making the bump extremely stiff.
- the present invention provides a method to incorporate the copper bumps in the interconnect stack-up, while significantly reducing the stresses in the ILD material.
- the substrate is preferably heated only to a substantially lower temperature and the two components are then joined for soldering the die to the substrate.
- the differential heating of the die and substrate exploits the principle that if elongation of the adherents, the die and substrate, at the temperature the solder solidifies, are the same, then, the coefficient of thermal expansion (CTE) mismatch induced stresses between the die and substrate from soldering can be minimized.
- CTE coefficient of thermal expansion
- FIGS. 3 and 4 show details of a copper bump on the die of the conventional interconnect scheme of FIGS. 1 and 2 , and the thin film ILD region under the bump.
- the CTE mismatch between the materials in the die cause stresses and strains in the thin film ILD layers in the die as shown in FIG. 5 .
- the ILD layer represents a stress contour plot showing that the region 12 of highest stresses is at the edge of the copper bump, when the die is subjected to a thermal transient.
- the area under consideration is represented by the line B–B 1 on the ILD layer in FIG. 4 .
- FIG. 6 compares the modeled stresses in the ILD layer along the line B–B 1 (marked in FIG. 4 ), for different die bump materials, when they are subjected to the same ⁇ T. Since the bump materials are electroplated at room temperature, room temperature is the stress-free state for the die. Heating (and cooling) induces CTE mismatch stresses on the die thin film layers due to the bump, as shown in FIG. 6 .
- the peeling stress at the edge of the bump is markedly lower with the lead tin and silver tin solder materials used in accordance with the present invention, as compared with the copper die bump of the conventional interconnect scheme.
- FIG. 7 compares the maximum ILD peeling stress for two different die-bump/substrate bump/substrate combinations.
- the maximum peeling stress after die-attach in the case of having the copper bump on the substrate is about half that of the current case where the copper bump is on the die. This difference is due to the large yield strength of electroplated copper (400 MPa) as opposed to the much lower yield strength for the AgSn solder (around 40 MPa at room temperature).
- the lower yield strength of the solder die bump of the present invention will relieve some of the stress (by undergoing local plastic deformation), without transferring it to the die ILD layers. The difference will be even more in the case of temperature cycling, where the cooling cycle will make the residual stress at the bump edge (shown in FIG. 6 ) positive, increasing the stress for the case where the copper bump is on the die.
- the reduction in ILD stresses by going to a ceramic substrate (Cu/AgSn/ceramic) with 6.5 ppm/° C. CTE is only about 20%. Note, that even though the substrate in the conventional package of FIGS.
- the substrate in the package of the present invention illustrated in FIGS. 8–10 is a low cost organic substrate
- this method can be applied to other common substrate materials like ceramic.
- the plastic and organic substrate materials have relatively high CTEs, along the order of 17 ppm/° C.
- the relatively larger CTE mismatch in packages using the higher CTE package substrate materials, where the silicon semiconductor chip typically has a CTE of about 2.6–3.3 ppm/° C., can induce higher ILD stresses.
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Computer Hardware Design (AREA)
- Power Engineering (AREA)
- Manufacturing & Machinery (AREA)
- Wire Bonding (AREA)
Abstract
A low resistance package-to-die interconnect scheme for reduced die stresses includes a relatively low melting temperature and yield strength solder on the die and a relatively higher melting temperature and electrically conductive material such as copper on the substrate. A soldered joint connects the solder to the electrically conductive material to couple/connect the die and substrate to one another. The soldered joint is formed by heating the die and solder thereon to at least the melting temperature of the solder and thereafter contacting the molten solder with the conductive material on the substrate, which is at a substantially lower temperature for minimizing residual stress from soldering due to coefficient of thermal expansion mismatch between the substrate and die.
Description
This application is a divisional of U.S. patent application Ser. No. 10/023,723, filed on Dec. 21, 2001now abandoned, which is incorporated herein by reference.
The invention relates to an improved low resistance package-to-die interconnect scheme for reduced die stresses, and particularly to an electronic assembly/semiconductor package employing the same. A method of interconnecting a die and substrate according to the invention is also disclosed.
A conventional die to package interconnect architecture is illustrated in FIGS. 1–3 of the drawings. In the prior art semiconductor package 1, the interconnect scheme between die 2 and substrate 3 comprises copper bumps 4 which are electroplated on the die, and eutectic AgSn solder 5 which is paste printed on the substrate lands. Soldered joints are formed in the conventional process by placing the die with copper bumps and the substrate with contact lands or pads to which solder has been applied in contact with one another and heating the die and substrate together to a temperature higher than the solder melting temperature, followed by cooling the soldered assembly. The solder on the contact pads of the substrate is reflowed during this joining process to wet the copper standoffs on the die to form the soldered joints.
The die in the conventional package comprises thin film, inter layer dielectric (ILD) layers 6, see FIG. 4 , on its front, lower surface under the copper bumps of the interconnect architecture. Due to the inherent weakness (cohesive and adhesive strengths) of the ILD material, stresses on the dielectric layers during reliability testing of the package can cause gross delamination of the ILD interfaces. A current focus for addressing the reliability issue posed by such ILD delamination in the die is on increasing the ILD material cohesive and adhesive strengths by modifying its chemistry, and by interface toughening schemes.
The ILD material that is typically used is carbon doped oxide. However, other ILD materials being evaluated for possible use are significantly weaker than the carbon doped oxide ILD material. Measurements on candidate materials indicate they are in some cases 10 to 100 times, e.g., at least about an order of magnitude, weaker than carbon doped oxide. These materials may be too weak to be accommodated in dies which are to be packaged using the current package-to-die interconnect architecture. An improved, low resistance package-to-die interconnect scheme for reducing die stresses would make it possible to use these significantly weaker ILD materials in the packaged die.
An example embodiment of a package 7 with a package-die interconnect scheme according to the present invention is depicted in FIGS. 8–10 . The package utilizes copper bumps 8 on a substrate 9 and solder bumps 10 on a die 11. In the example embodiment, the lower yield strength solder material, a AgSn solder in the example, acts as the die bump. The solder is electroplated on the die to form the die bumps 10. The copper bumps 8 on the substrate may be copper columns or studs, as needed. They are electroplated on the substrate lands or pads to provide standoffs, and to lower the resistance of the interconnect. If copper columns are not needed for performance, a solder with a melting temperature higher than the melting temperature of the solder on the die could be electroplated on the substrate for stand-off.
The present invention addresses the problem of ILD delamination under the die bumps during temperature cycling of the package by lowering the yield strength of the die bump material in relation to the copper or other conductive material of the contact member/stand-off on the substrate. This change has been found to help ILD integrity. Lowering the yield strength of the die bump material reduces the stresses transferred to the die (simplistically, the bump deforms in-elastically absorbing energy). More specifically, crystal structure correlations, and measurements indicate that the yield strength of the electroplated copper used for the die bumps in the conventional interconnect scheme of FIGS. 1–3 , is in the 350–450 MPa range, making the bump extremely stiff. During temperature excursions (before and after die-attach), this stiff bump induces a significant amount of normal stresses on the dielectric layers in the die. These stresses cause gross delamination of the ILD interfaces during reliability testing. Modeling indicates that the biggest single contributor effecting ILD stresses on the die is the yield strength of the die bump. In many packages, performance requirements necessitate the use of electrically conductive standoffs/copper bumps in the interconnect stack-up. The present invention provides a method to incorporate the copper bumps in the interconnect stack-up, while significantly reducing the stresses in the ILD material.
Lowering the yield strength of the die bump material in accordance with the present invention has been shown by modeling to reduce the stresses transferred to the die. This benefit of the invention is also borne out by reliability test results comparing ILD cracking with Cu die bumps and high lead solder die bumps according to the invention. Putting the material that melts during chip-join on the die, enables the use of a modified “instant-chip-join” like die-attach process according to the invention to significantly reduce coefficient of thermal expansion mismatch induced stresses (and die warpage) from soldering. In this process, the die with solder die bumps is heated to a temperature above the melting temperature of the solder of the die bumps, apart from the substrate. The substrate is preferably heated only to a substantially lower temperature and the two components are then joined for soldering the die to the substrate. The differential heating of the die and substrate exploits the principle that if elongation of the adherents, the die and substrate, at the temperature the solder solidifies, are the same, then, the coefficient of thermal expansion (CTE) mismatch induced stresses between the die and substrate from soldering can be minimized.
The modeling or simulation results comparing the interconnect scheme of the present invention with the conventional interconnect scheme of FIGS. 1–3 are illustrated in the drawings. That is, FIGS. 3 and 4 show details of a copper bump on the die of the conventional interconnect scheme of FIGS. 1 and 2 , and the thin film ILD region under the bump. During heating and cooling the bare die, the CTE mismatch between the materials in the die cause stresses and strains in the thin film ILD layers in the die as shown in FIG. 5 . In FIG. 5 , the ILD layer represents a stress contour plot showing that the region 12 of highest stresses is at the edge of the copper bump, when the die is subjected to a thermal transient. The area under consideration is represented by the line B–B1 on the ILD layer in FIG. 4 .
Since ILD delamination is the key failure mode, only the normal component of stress (peeling stress) is being compared in FIG. 6 . It should be noted that even though the compressive peeling stress at the die edge (produced during heating the bare die) is in itself not a big concern, cooling the die reverses the direction of the stresses. Also, interaction of the package induced stresses with this copper bump induced stresses during different thermal loading conditions creates a significant increase in ILD stresses with the copper bump.
This concludes the description of the example embodiment. Although the present invention has been described with reference to one illustrative embodiment thereof, it should be understood that numerous other modifications and embodiments can be devised by those skilled in the art that will fall within the spirit and scope of the principles of this invention. For example, convention die attach reflow process was used to demonstrate the ILD stress reduction using this invention in the example embodiment. Even more stress reduction can be obtained by combining this invention with a modified die attach process which makes the thermal expansion of the chip and the substrate before soldering the same or substantially the same due to separate heating of each to a different temperature in relation to their CTEs. More particularly, reasonable variations and modifications are possible in the component parts and/or arrangements of the subject combination arrangement within the scope of the foregoing disclosure, the drawings and the appended claims without departing from the spirit of the invention. In addition to variations and modifications in the component parts and/or arrangements, alternative uses will also be apparent to those skilled in the art.
Claims (17)
1. A method of interconnecting a die and a substrate to one another, the method comprising:
heating a die having a relatively low melting temperature solder bump to a first temperature to form a reflowed solder bump;
heating a substrate having a relatively higher melting temperature contact member to a second temperature that is lower than the first temperature; and
joining the reflowed solder bump at the first temperature with the contact member at the second temperature to form a soldered joint.
2. The method according to claim 1 , wherein the contact member is formed as a standoff extending above a surface of the substrate.
3. The method according to claim 2 , wherein the solder bump is wetted on a top surface of the standoff to form the soldered joint.
4. The method according to claim 1 , wherein the solder bump is provided over an inter-layer dielectric material of the die.
5. The method according to claim 4 , wherein the inter-layer dielectric material has cohesive and adhesive strengths at least about an order of magnitude less than those of carbon-doped oxide inter-layer dielectric material.
6. The method according to claim 1 , wherein a coefficient of thermal expansion of the substrate is at least 15 ppm/° C. and a coefficient of thermal expansion of the die is at least 2.7 ppm/° C. less than that of the substrate.
7. The method according to claim 6 further comprising minimizing stresses induced by a mismatch of the coefficients of thermal expansion.
8. The method according to claim 1 , wherein the first temperature is above a melting temperature of the solder.
9. The method according to claim 1 wherein a coefficient of thermal expansion of the substrate is more than two times greater than a coefficient of thermal expansion of the die.
10. The method according to claim 1 wherein the contact member has a yield strength in a range of about 350 MPa to about 450 MIPa, and a yield strength of the solder bump is lower than that of the contact member.
11. A method of interconnecting a die and a substrate to one another, the method comprising:
reflowing a plurality of solder bumps of a die by heating the plurality of solder bumps and the die to a first temperature above a solder melting temperature, wherein each of the plurality of solder bumps have a relatively low melting temperature and a relatively low yield strength;
heating a plurality of electrically conductive contact members of a substrate and the substrate to a second temperature that is lower than the first temperature, wherein each of the contact members have a relatively higher melting temperature and have a yield strength in a range of about 350 MPa to about 450 MPa; and
joining the plurality of reflowed solder bumps at the first temperature with corresponding ones of the plurality of contact members at the second temperature to form a soldered substrate-die connection.
12. The method according to claim 11 wherein the plurality of solder bumps includes at least one or lead, tin, and silver.
13. The method according to claim 11 wherein each of the plurality of contact members includes a bump in a form of a column or stud.
14. The method according to claim 11 wherein each of the plurality of contact members includes copper.
15. The method according to claim 11 wherein the plurality of contact members are non-melting at a solder liquidous temperature.
16. The method according to claim 11 wherein at least one of the plurality of solder bumps includes a stress-relieving element to absorb stress in the connection.
17. The method according to claim 11 wherein at least one of the plurality of solder bumps is plastically deformed.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/010,123 US7122403B2 (en) | 2001-12-21 | 2004-12-10 | Method of interconnecting die and substrate |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/023,723 US20030116860A1 (en) | 2001-12-21 | 2001-12-21 | Semiconductor package with low resistance package-to-die interconnect scheme for reduced die stresses |
US11/010,123 US7122403B2 (en) | 2001-12-21 | 2004-12-10 | Method of interconnecting die and substrate |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/023,723 Division US20030116860A1 (en) | 2001-12-21 | 2001-12-21 | Semiconductor package with low resistance package-to-die interconnect scheme for reduced die stresses |
Publications (2)
Publication Number | Publication Date |
---|---|
US20050116329A1 US20050116329A1 (en) | 2005-06-02 |
US7122403B2 true US7122403B2 (en) | 2006-10-17 |
Family
ID=21816824
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/023,723 Abandoned US20030116860A1 (en) | 2001-12-21 | 2001-12-21 | Semiconductor package with low resistance package-to-die interconnect scheme for reduced die stresses |
US11/010,123 Expired - Fee Related US7122403B2 (en) | 2001-12-21 | 2004-12-10 | Method of interconnecting die and substrate |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/023,723 Abandoned US20030116860A1 (en) | 2001-12-21 | 2001-12-21 | Semiconductor package with low resistance package-to-die interconnect scheme for reduced die stresses |
Country Status (1)
Country | Link |
---|---|
US (2) | US20030116860A1 (en) |
Cited By (14)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20070222064A1 (en) * | 2005-07-19 | 2007-09-27 | Edwards David L | Thermal paste containment for semiconductor modules |
US20090127708A1 (en) * | 2007-11-16 | 2009-05-21 | Kang Lee | Copper pillar tin bump on semiconductor chip and method of forming the same |
US20100078797A1 (en) * | 2008-09-30 | 2010-04-01 | Mcconnelee Paul | System and method for pre-patterned embedded chip build-up |
US20100224992A1 (en) * | 2009-03-06 | 2010-09-09 | Mcconnelee Paul Alan | System and method for stacked die embedded chip build-up |
US20110084381A1 (en) * | 2009-10-14 | 2011-04-14 | Jian-Wen Lo | Chip Having A Metal Pillar Structure |
US20110084389A1 (en) * | 2009-10-14 | 2011-04-14 | Jian-Wen Lo | Semiconductor Device |
US20110151627A1 (en) * | 2009-12-18 | 2011-06-23 | International Business Machines Corporation | Overcoming laminate warpage and misalignment in flip-chip packages |
US8129267B2 (en) | 2008-03-21 | 2012-03-06 | International Business Machines Corporation | Alpha particle blocking wire structure and method fabricating same |
US8569885B2 (en) | 2010-10-29 | 2013-10-29 | Advanced Semiconductor Engineering, Inc. | Stacked semiconductor packages and related methods |
US8658473B2 (en) | 2012-03-27 | 2014-02-25 | General Electric Company | Ultrathin buried die module and method of manufacturing thereof |
US8686568B2 (en) | 2012-09-27 | 2014-04-01 | Advanced Semiconductor Engineering, Inc. | Semiconductor package substrates having layered circuit segments, and related methods |
US8698307B2 (en) | 2010-09-27 | 2014-04-15 | Advanced Semiconductor Engineering, Inc. | Semiconductor package with integrated metal pillars and manufacturing methods thereof |
US8884443B2 (en) | 2012-07-05 | 2014-11-11 | Advanced Semiconductor Engineering, Inc. | Substrate for semiconductor package and process for manufacturing |
US10410975B1 (en) | 2015-09-04 | 2019-09-10 | Microsemi Solutions (U.S.), Inc. | Processed wafer of scalable electrical circuits, method for making same, and device comprising scaled electrical circuits |
Families Citing this family (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
TWI313507B (en) | 2002-10-25 | 2009-08-11 | Megica Corporatio | Method for assembling chips |
US6644536B2 (en) * | 2001-12-28 | 2003-11-11 | Intel Corporation | Solder reflow with microwave energy |
US8294279B2 (en) | 2005-01-25 | 2012-10-23 | Megica Corporation | Chip package with dam bar restricting flow of underfill |
US20090202142A1 (en) * | 2006-03-31 | 2009-08-13 | Yukihiro Ishimaru | Circuit board, method for testing circuit board, and method for manufacturing circuit board |
US20080248610A1 (en) * | 2007-04-03 | 2008-10-09 | Advanpack Solutions Pte Ltd | Thermal bonding process for chip packaging |
JP5315547B2 (en) | 2007-05-30 | 2013-10-16 | 国立大学法人 香川大学 | Adhesion method and biochemical chip and optical component produced using the same |
JP2009001754A (en) * | 2007-06-25 | 2009-01-08 | Kagawa Univ | Adhesion structure, sealing structure, and electronic component, adhesive method and sealing method using the same |
US20110169158A1 (en) * | 2010-01-14 | 2011-07-14 | Qualcomm Incorporated | Solder Pillars in Flip Chip Assembly |
Citations (42)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3871015A (en) | 1969-08-14 | 1975-03-11 | Ibm | Flip chip module with non-uniform connector joints |
JPS59177957A (en) | 1983-03-28 | 1984-10-08 | Fujitsu Ltd | Mounting method of chip |
US4481403A (en) | 1983-03-04 | 1984-11-06 | Honeywell Inc. | Temperature control of solid state circuit chips |
US5308980A (en) | 1991-02-20 | 1994-05-03 | Amber Engineering, Inc. | Thermal mismatch accommodated infrared detector hybrid array |
US5369551A (en) | 1993-11-08 | 1994-11-29 | Sawtek, Inc. | Surface mount stress relief interface system and method |
US5542601A (en) * | 1995-02-24 | 1996-08-06 | International Business Machines Corporation | Rework process for semiconductor chips mounted in a flip chip configuration on an organic substrate |
JPH08332590A (en) | 1995-06-07 | 1996-12-17 | Internatl Business Mach Corp <Ibm> | Interconnection structure by reflow solder ball with low melting point metal cap |
JPH09275107A (en) | 1996-04-04 | 1997-10-21 | Denso Corp | Transfer method and device for forming electrode |
US5698465A (en) | 1994-06-02 | 1997-12-16 | Lsi Logic Corporation | Process for manufacturing an interconnect bump for flip-chip integrated circuit including integral standoff and hourglass shaped solder coating |
JPH1012659A (en) | 1997-03-13 | 1998-01-16 | Casio Comput Co Ltd | Connection structure of electronic component |
US5773889A (en) | 1992-11-17 | 1998-06-30 | Fujitsu Limited | Wire interconnect structures for connecting an integrated circuit to a substrate |
US5790377A (en) | 1996-09-12 | 1998-08-04 | Packard Hughes Interconnect Company | Integral copper column with solder bump flip chip |
US5872401A (en) | 1996-02-29 | 1999-02-16 | Intel Corporation | Deposition of an inter layer dielectric formed on semiconductor wafer by sub atmospheric CVD |
US5889652A (en) | 1997-04-21 | 1999-03-30 | Intel Corporation | C4-GT stand off rigid flex interposer |
US5931371A (en) | 1997-01-16 | 1999-08-03 | Ford Motor Company | Standoff controlled interconnection |
US5936304A (en) | 1997-12-10 | 1999-08-10 | Intel Corporation | C4 package die backside coating |
US6002590A (en) | 1998-03-24 | 1999-12-14 | Micron Technology, Inc. | Flexible trace surface circuit board and method for making flexible trace surface circuit board |
US6014317A (en) | 1996-11-08 | 2000-01-11 | W. L. Gore & Associates, Inc. | Chip package mounting structure for controlling warp of electronic assemblies due to thermal expansion effects |
US6049124A (en) | 1997-12-10 | 2000-04-11 | Intel Corporation | Semiconductor package |
US6162660A (en) * | 1994-01-31 | 2000-12-19 | International Business Machines Corporation | Method for joining a semiconductor chip to a chip carrier substrate and resulting chip package |
US6170155B1 (en) | 1996-05-20 | 2001-01-09 | Commissariat A L'energie Atomique | System of components to be hybridized and hybridization process allowing for thermal expansions |
US6191952B1 (en) | 1998-04-28 | 2001-02-20 | International Business Machines Corporation | Compliant surface layer for flip-chip electronic packages and method for forming same |
US6222277B1 (en) | 1999-06-23 | 2001-04-24 | Emc Corporation | Non-collapsing interconnection for semiconductor devices |
US6259155B1 (en) | 1999-04-12 | 2001-07-10 | International Business Machines Corporation | Polymer enhanced column grid array |
US20010008309A1 (en) | 2000-01-13 | 2001-07-19 | Takahiro Iijima | Interconnection substrate having metal columns covered by a resin film, and manufacturing method thereof |
US6310403B1 (en) | 2000-08-31 | 2001-10-30 | Motorola, Inc. | Method of manufacturing components and component thereof |
US6320754B1 (en) | 1999-08-06 | 2001-11-20 | Agilent Technologies, Inc. | Apparatus for the reduction of interfacial stress caused by differential thermal expansion in an integrated circuit package |
US6330967B1 (en) | 1997-03-13 | 2001-12-18 | International Business Machines Corporation | Process to produce a high temperature interconnection |
US6365435B1 (en) * | 2000-12-04 | 2002-04-02 | Advanpack Solutions Pte Ltd | Method for producing a flip chip package |
US6395124B1 (en) | 1999-07-30 | 2002-05-28 | 3M Innovative Properties Company | Method of producing a laminated structure |
US6402012B1 (en) | 1999-11-08 | 2002-06-11 | Delphi Technologies, Inc. | Method for forming solder bumps using a solder jetting device |
US20020140094A1 (en) * | 2001-03-28 | 2002-10-03 | Jiro Kubota | Fluxless flip chip interconnection |
US20020155637A1 (en) * | 2001-04-20 | 2002-10-24 | Shih-Chang Lee | Flip chip interconnected structure and a fabrication method thereof |
US6472762B1 (en) | 2001-08-31 | 2002-10-29 | Lsi Logic Corporation | Enhanced laminate flipchip package using a high CTE heatspreader |
US20020195707A1 (en) | 2001-06-20 | 2002-12-26 | International Business Machines Corporation | Extension of fatigue life for C4 solder ball to chip connection |
US20030003624A1 (en) * | 2001-06-27 | 2003-01-02 | International Business Machines Corporation | Single-melt enhanced reliability solder element interconnect |
US6555052B2 (en) | 2000-06-12 | 2003-04-29 | Hitachi, Ltd. | Electron device and semiconductor device |
US6581821B2 (en) | 2000-09-12 | 2003-06-24 | International Business Machines Corporation | Electronic package interconnect structure comprising lead-free solders |
US6664637B2 (en) | 1999-05-10 | 2003-12-16 | International Business Machines Corporation | Flip chip C4 extension structure and process |
US6689635B1 (en) * | 1997-08-21 | 2004-02-10 | Micron Technology, Inc. | Apparatus and method for face-to-face connection of a die to a substrate with polymer electrodes |
US6798072B2 (en) * | 2000-11-10 | 2004-09-28 | Hitachi, Ltd. | Flip chip assembly structure for semiconductor device and method of assembling therefor |
US20040227256A1 (en) * | 2003-05-16 | 2004-11-18 | Sharp Kabushiki Kaisha | Semiconductor device and production method therefor |
-
2001
- 2001-12-21 US US10/023,723 patent/US20030116860A1/en not_active Abandoned
-
2004
- 2004-12-10 US US11/010,123 patent/US7122403B2/en not_active Expired - Fee Related
Patent Citations (43)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3871015A (en) | 1969-08-14 | 1975-03-11 | Ibm | Flip chip module with non-uniform connector joints |
US4481403A (en) | 1983-03-04 | 1984-11-06 | Honeywell Inc. | Temperature control of solid state circuit chips |
JPS59177957A (en) | 1983-03-28 | 1984-10-08 | Fujitsu Ltd | Mounting method of chip |
US5308980A (en) | 1991-02-20 | 1994-05-03 | Amber Engineering, Inc. | Thermal mismatch accommodated infrared detector hybrid array |
US5773889A (en) | 1992-11-17 | 1998-06-30 | Fujitsu Limited | Wire interconnect structures for connecting an integrated circuit to a substrate |
US5369551A (en) | 1993-11-08 | 1994-11-29 | Sawtek, Inc. | Surface mount stress relief interface system and method |
US6162660A (en) * | 1994-01-31 | 2000-12-19 | International Business Machines Corporation | Method for joining a semiconductor chip to a chip carrier substrate and resulting chip package |
US5698465A (en) | 1994-06-02 | 1997-12-16 | Lsi Logic Corporation | Process for manufacturing an interconnect bump for flip-chip integrated circuit including integral standoff and hourglass shaped solder coating |
US5542601A (en) * | 1995-02-24 | 1996-08-06 | International Business Machines Corporation | Rework process for semiconductor chips mounted in a flip chip configuration on an organic substrate |
JPH08332590A (en) | 1995-06-07 | 1996-12-17 | Internatl Business Mach Corp <Ibm> | Interconnection structure by reflow solder ball with low melting point metal cap |
US5872401A (en) | 1996-02-29 | 1999-02-16 | Intel Corporation | Deposition of an inter layer dielectric formed on semiconductor wafer by sub atmospheric CVD |
JPH09275107A (en) | 1996-04-04 | 1997-10-21 | Denso Corp | Transfer method and device for forming electrode |
US6170155B1 (en) | 1996-05-20 | 2001-01-09 | Commissariat A L'energie Atomique | System of components to be hybridized and hybridization process allowing for thermal expansions |
US5790377A (en) | 1996-09-12 | 1998-08-04 | Packard Hughes Interconnect Company | Integral copper column with solder bump flip chip |
US6014317A (en) | 1996-11-08 | 2000-01-11 | W. L. Gore & Associates, Inc. | Chip package mounting structure for controlling warp of electronic assemblies due to thermal expansion effects |
US5931371A (en) | 1997-01-16 | 1999-08-03 | Ford Motor Company | Standoff controlled interconnection |
US6330967B1 (en) | 1997-03-13 | 2001-12-18 | International Business Machines Corporation | Process to produce a high temperature interconnection |
JPH1012659A (en) | 1997-03-13 | 1998-01-16 | Casio Comput Co Ltd | Connection structure of electronic component |
US6847118B2 (en) * | 1997-03-13 | 2005-01-25 | International Business Machines Corporation | Low temperature solder chip attach structure |
US5889652A (en) | 1997-04-21 | 1999-03-30 | Intel Corporation | C4-GT stand off rigid flex interposer |
US6689635B1 (en) * | 1997-08-21 | 2004-02-10 | Micron Technology, Inc. | Apparatus and method for face-to-face connection of a die to a substrate with polymer electrodes |
US6049124A (en) | 1997-12-10 | 2000-04-11 | Intel Corporation | Semiconductor package |
US5936304A (en) | 1997-12-10 | 1999-08-10 | Intel Corporation | C4 package die backside coating |
US6002590A (en) | 1998-03-24 | 1999-12-14 | Micron Technology, Inc. | Flexible trace surface circuit board and method for making flexible trace surface circuit board |
US6191952B1 (en) | 1998-04-28 | 2001-02-20 | International Business Machines Corporation | Compliant surface layer for flip-chip electronic packages and method for forming same |
US6259155B1 (en) | 1999-04-12 | 2001-07-10 | International Business Machines Corporation | Polymer enhanced column grid array |
US6664637B2 (en) | 1999-05-10 | 2003-12-16 | International Business Machines Corporation | Flip chip C4 extension structure and process |
US6222277B1 (en) | 1999-06-23 | 2001-04-24 | Emc Corporation | Non-collapsing interconnection for semiconductor devices |
US6395124B1 (en) | 1999-07-30 | 2002-05-28 | 3M Innovative Properties Company | Method of producing a laminated structure |
US6320754B1 (en) | 1999-08-06 | 2001-11-20 | Agilent Technologies, Inc. | Apparatus for the reduction of interfacial stress caused by differential thermal expansion in an integrated circuit package |
US6402012B1 (en) | 1999-11-08 | 2002-06-11 | Delphi Technologies, Inc. | Method for forming solder bumps using a solder jetting device |
US20010008309A1 (en) | 2000-01-13 | 2001-07-19 | Takahiro Iijima | Interconnection substrate having metal columns covered by a resin film, and manufacturing method thereof |
US6555052B2 (en) | 2000-06-12 | 2003-04-29 | Hitachi, Ltd. | Electron device and semiconductor device |
US6310403B1 (en) | 2000-08-31 | 2001-10-30 | Motorola, Inc. | Method of manufacturing components and component thereof |
US6581821B2 (en) | 2000-09-12 | 2003-06-24 | International Business Machines Corporation | Electronic package interconnect structure comprising lead-free solders |
US6798072B2 (en) * | 2000-11-10 | 2004-09-28 | Hitachi, Ltd. | Flip chip assembly structure for semiconductor device and method of assembling therefor |
US6365435B1 (en) * | 2000-12-04 | 2002-04-02 | Advanpack Solutions Pte Ltd | Method for producing a flip chip package |
US20020140094A1 (en) * | 2001-03-28 | 2002-10-03 | Jiro Kubota | Fluxless flip chip interconnection |
US20020155637A1 (en) * | 2001-04-20 | 2002-10-24 | Shih-Chang Lee | Flip chip interconnected structure and a fabrication method thereof |
US20020195707A1 (en) | 2001-06-20 | 2002-12-26 | International Business Machines Corporation | Extension of fatigue life for C4 solder ball to chip connection |
US20030003624A1 (en) * | 2001-06-27 | 2003-01-02 | International Business Machines Corporation | Single-melt enhanced reliability solder element interconnect |
US6472762B1 (en) | 2001-08-31 | 2002-10-29 | Lsi Logic Corporation | Enhanced laminate flipchip package using a high CTE heatspreader |
US20040227256A1 (en) * | 2003-05-16 | 2004-11-18 | Sharp Kabushiki Kaisha | Semiconductor device and production method therefor |
Non-Patent Citations (5)
Title |
---|
ANONYMOUS, "Solder ball for semiconductor chip-has height increased so that stress caused by difference in thermal expansion between chip and substrate is minimised" Research Disclosure RD-291011, Derwent 1988-255069,(Jul. 10, 1988),2 pages. |
Hong, B. Z., "Thermal Fatigue Analysis of CBGA Package with Lead-Free Solder-Fillets", Proceedings of the 1998 Intersociety Conference on Thermal Phenomena, (Aug., 1998),205-211. |
Karim, Z. S., et al., "Lead-Free Bump Interconnections for Flip-Chip Applications", Proceedings of the 2000 IEEE/CPMT International Electronics Manufacturing Technology Symposium, (Jan., 2000),274-278. |
Wang, T. , et al., "Studies on A Novel Flip-Chip Interconnect Structure-Pillar Bump", Proceedings of the 2001 Electronic Components and Technology Conference, (Apr., 2001),5 p. |
Xia, G. , et al., "The Effect of Cu Stud Structure and Eutectic Solder Electroplating on Intermetallic Growth and Reliability of Flip-Chip Solder Bump", Proceedings of the 2000 Electronic Components and Technology Conference, (Sep., 2000),54-59. |
Cited By (26)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20070222064A1 (en) * | 2005-07-19 | 2007-09-27 | Edwards David L | Thermal paste containment for semiconductor modules |
US8531025B2 (en) | 2005-07-19 | 2013-09-10 | International Business Machines Corporation | Thermal paste containment for semiconductor modules |
US20080299707A1 (en) * | 2007-05-30 | 2008-12-04 | International Business Machines Corporation | Thermal paste containment for semiconductor modules |
US8021925B2 (en) * | 2007-05-30 | 2011-09-20 | International Business Machines Corporation | Thermal paste containment for semiconductor modules |
US20090127708A1 (en) * | 2007-11-16 | 2009-05-21 | Kang Lee | Copper pillar tin bump on semiconductor chip and method of forming the same |
US7781325B2 (en) | 2007-11-16 | 2010-08-24 | Hwaback Engineering Co., Ltd. | Copper pillar tin bump on semiconductor chip and method of forming the same |
US8129267B2 (en) | 2008-03-21 | 2012-03-06 | International Business Machines Corporation | Alpha particle blocking wire structure and method fabricating same |
US8114708B2 (en) | 2008-09-30 | 2012-02-14 | General Electric Company | System and method for pre-patterned embedded chip build-up |
US20100078797A1 (en) * | 2008-09-30 | 2010-04-01 | Mcconnelee Paul | System and method for pre-patterned embedded chip build-up |
US20100224992A1 (en) * | 2009-03-06 | 2010-09-09 | Mcconnelee Paul Alan | System and method for stacked die embedded chip build-up |
US8008125B2 (en) | 2009-03-06 | 2011-08-30 | General Electric Company | System and method for stacked die embedded chip build-up |
US20110084381A1 (en) * | 2009-10-14 | 2011-04-14 | Jian-Wen Lo | Chip Having A Metal Pillar Structure |
US8334594B2 (en) | 2009-10-14 | 2012-12-18 | Advanced Semiconductor Engineering, Inc. | Chip having a metal pillar structure |
US20110084389A1 (en) * | 2009-10-14 | 2011-04-14 | Jian-Wen Lo | Semiconductor Device |
US8552553B2 (en) | 2009-10-14 | 2013-10-08 | Advanced Semiconductor Engineering, Inc. | Semiconductor device |
US8304290B2 (en) | 2009-12-18 | 2012-11-06 | International Business Machines Corporation | Overcoming laminate warpage and misalignment in flip-chip packages |
US20110151627A1 (en) * | 2009-12-18 | 2011-06-23 | International Business Machines Corporation | Overcoming laminate warpage and misalignment in flip-chip packages |
US8698307B2 (en) | 2010-09-27 | 2014-04-15 | Advanced Semiconductor Engineering, Inc. | Semiconductor package with integrated metal pillars and manufacturing methods thereof |
US8569885B2 (en) | 2010-10-29 | 2013-10-29 | Advanced Semiconductor Engineering, Inc. | Stacked semiconductor packages and related methods |
US8658473B2 (en) | 2012-03-27 | 2014-02-25 | General Electric Company | Ultrathin buried die module and method of manufacturing thereof |
US9236348B2 (en) | 2012-03-27 | 2016-01-12 | General Electric Company | Ultrathin buried die module and method of manufacturing thereof |
US8884443B2 (en) | 2012-07-05 | 2014-11-11 | Advanced Semiconductor Engineering, Inc. | Substrate for semiconductor package and process for manufacturing |
US9224707B2 (en) | 2012-07-05 | 2015-12-29 | Advanced Semiconductor Engineering, Inc. | Substrate for semiconductor package and process for manufacturing |
US9437532B2 (en) | 2012-07-05 | 2016-09-06 | Advanced Semiconductor Engineering, Inc. | Substrate for semiconductor package and process for manufacturing |
US8686568B2 (en) | 2012-09-27 | 2014-04-01 | Advanced Semiconductor Engineering, Inc. | Semiconductor package substrates having layered circuit segments, and related methods |
US10410975B1 (en) | 2015-09-04 | 2019-09-10 | Microsemi Solutions (U.S.), Inc. | Processed wafer of scalable electrical circuits, method for making same, and device comprising scaled electrical circuits |
Also Published As
Publication number | Publication date |
---|---|
US20050116329A1 (en) | 2005-06-02 |
US20030116860A1 (en) | 2003-06-26 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7122403B2 (en) | Method of interconnecting die and substrate | |
EP1386356B1 (en) | Fluxless flip chip interconnection | |
US6070321A (en) | Solder disc connection | |
JP3127151B2 (en) | Solder structure, electronic component assembly, and method of manufacturing electronic component assembly | |
KR100247716B1 (en) | Structurally reinforced ball grid array semiconductor package and systems | |
US6713318B2 (en) | Flip chip interconnection using no-clean flux | |
JP3262497B2 (en) | Chip mounted circuit card structure | |
US5739053A (en) | Process for bonding a semiconductor to a circuit substrate including a solder bump transferring step | |
JP3489811B2 (en) | Method for manufacturing semiconductor device | |
JP3368177B2 (en) | Apparatus and method for providing effective heat sink contact to structural elements of a substrate | |
JP4899406B2 (en) | Flip chip type semiconductor device | |
US20240063171A1 (en) | Assembly of a chip to a substrate | |
JP3864259B2 (en) | Extending fatigue life of C4 solder balls | |
US6413849B1 (en) | Integrated circuit package with surface mounted pins on an organic substrate and method of fabrication therefor | |
JPH11145336A (en) | Method and structure for mounting of electronic component with bump | |
US6868604B2 (en) | Method for forming an electrical structure | |
US6274407B1 (en) | Method and article for attaching high-operating-temperature electronic component | |
JP2000286380A (en) | Packaging structure and manufacture of semiconductor | |
JP2930186B2 (en) | Semiconductor device mounting method and semiconductor device mounted body | |
US7235886B1 (en) | Chip-join process to reduce elongation mismatch between the adherents and semiconductor package made thereby | |
US20100084755A1 (en) | Semiconductor Chip Package System Vertical Interconnect | |
KR100568496B1 (en) | Film circuit substrate having sn-in alloy layer | |
JPH1022334A (en) | Semiconductor device | |
US20050072834A1 (en) | Connection site coating method and solder joints | |
JP2001156095A (en) | Electrode, semiconductor device and method for manufacture thereof |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
CC | Certificate of correction | ||
FPAY | Fee payment |
Year of fee payment: 4 |
|
FPAY | Fee payment |
Year of fee payment: 8 |
|
FEPP | Fee payment procedure |
Free format text: MAINTENANCE FEE REMINDER MAILED (ORIGINAL EVENT CODE: REM.) |
|
LAPS | Lapse for failure to pay maintenance fees |
Free format text: PATENT EXPIRED FOR FAILURE TO PAY MAINTENANCE FEES (ORIGINAL EVENT CODE: EXP.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
STCH | Information on status: patent discontinuation |
Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362 |
|
FP | Lapsed due to failure to pay maintenance fee |
Effective date: 20181017 |