US6576952B2 - Trench DMOS structure with peripheral trench with no source regions - Google Patents

Trench DMOS structure with peripheral trench with no source regions Download PDF

Info

Publication number
US6576952B2
US6576952B2 US10/051,504 US5150402A US6576952B2 US 6576952 B2 US6576952 B2 US 6576952B2 US 5150402 A US5150402 A US 5150402A US 6576952 B2 US6576952 B2 US 6576952B2
Authority
US
United States
Prior art keywords
trench
peripheral
substrate
trenches
internal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
US10/051,504
Other versions
US20020093048A1 (en
Inventor
Fwu-Iuan Hshieh
Koon Chong So
Yan Man Tsui
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
General Semiconductor Inc
Original Assignee
General Semiconductor Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by General Semiconductor Inc filed Critical General Semiconductor Inc
Priority to US10/051,504 priority Critical patent/US6576952B2/en
Publication of US20020093048A1 publication Critical patent/US20020093048A1/en
Application granted granted Critical
Publication of US6576952B2 publication Critical patent/US6576952B2/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76—Unipolar devices, e.g. field effect transistors
    • H01L29/772—Field effect transistors
    • H01L29/78—Field effect transistors with field effect produced by an insulated gate
    • H01L29/7801—DMOS transistors, i.e. MISFETs with a channel accommodating body or base region adjoining a drain drift region
    • H01L29/7802—Vertical DMOS transistors, i.e. VDMOS transistors
    • H01L29/7813—Vertical DMOS transistors, i.e. VDMOS transistors with trench gate electrode, e.g. UMOS transistors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/302—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
    • H01L21/306—Chemical or electrical treatment, e.g. electrolytic etching
    • H01L21/308—Chemical or electrical treatment, e.g. electrolytic etching using masks
    • H01L21/3083—Chemical or electrical treatment, e.g. electrolytic etching using masks characterised by their size, orientation, disposition, behaviour, shape, in horizontal or vertical plane
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76—Unipolar devices, e.g. field effect transistors
    • H01L29/772—Field effect transistors
    • H01L29/78—Field effect transistors with field effect produced by an insulated gate
    • H01L29/7801—DMOS transistors, i.e. MISFETs with a channel accommodating body or base region adjoining a drain drift region
    • H01L29/7802—Vertical DMOS transistors, i.e. VDMOS transistors
    • H01L29/7811—Vertical DMOS transistors, i.e. VDMOS transistors with an edge termination structure
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10B—ELECTRONIC MEMORY DEVICES
    • H10B12/00—Dynamic random access memory [DRAM] devices
    • H10B12/30—DRAM devices comprising one-transistor - one-capacitor [1T-1C] memory cells
    • H10B12/34—DRAM devices comprising one-transistor - one-capacitor [1T-1C] memory cells the transistor being at least partially in a trench in the substrate

Definitions

  • optical proximity effect is the difference in dimension that can occur between an isolated printed line and a printed line in a dense array of equal lines.
  • optical proximity effects include situations where internal features, which are surrounded by other features, and peripheral features, which are not, differ substantially.
  • optical proximity effects are frequently referred to as optical edge effects.
  • peripheral photoresist features frequently display a significant optical edge effect.
  • etched silicon trenches among other features, are frequently and adversely affected.
  • devices employing etched silicon trenches such as trench DMOSFETS (double diffused metal oxide semiconductor field effect transistors), trench Schottky barrier rectifiers, DRAM (dynamic random access memory) devices, and devices in which trenches are used to isolate separate integrated circuits, are likewise frequently and adversely effected by the optical edge effect.
  • FIGS. 1A and 1B An example of such an edge effect is presented in FIGS. 1A and 1B. These figures illustrate a situation where trenches are etched using apertures between the photoresist features. More specifically, as seen in FIG. 1A, a silicon substrate 10 is provided with photoresist features 15 a , 15 b , 15 c , 15 d via an optical lithography process. As shown in this figure, the internal features 15 a , 15 b and 15 c , each of which is positioned between other features (the feature to the left of internal feature 15 a is not shown here), have substantially vertical sidewalls. Unfortunately, as a consequence of the optical edge effect discussed herein, peripheral feature 15 d , which is not positioned between other features, has a substantially oblique sidewall as shown.
  • FIG. 1B illustrates the results that are obtained after subjecting the photoresist-patterned silicon substrate to an etch step.
  • silicon sidewalls 10 a , 10 b and 10 c are also substantially vertical.
  • silicon sidewall 10 d is also substantially oblique, resulting in a sharp corner at the trench bottom.
  • a silicon substrate is etched using a silicon oxide or silicon nitride photomask.
  • a silicon oxide or nitride layer is etched via photoresist features 15 a , 15 b , 15 c , 15 d , to form silicon oxide or silicon nitride features 17 a , 17 b , 17 c , 17 c on silicon substrate 10 .
  • FIG. 2B illustrates the result of etching the silicon substrate 10 using silicon oxide or silicon nitride features 17 a , 17 b , 17 c and 17 c alone as masking features.
  • the results are largely the same as those achieved when the substrate 10 is etched using photoresist features 15 a , 15 b , 15 c and 15 d (see FIG. 1 B).
  • silicon sidewalls 10 a , 10 b and 10 c are also substantially vertical.
  • silicon oxide or silicon nitride feature 17 c has a substantially oblique sidewall, which results in a trench feature having a substantially oblique silicon sidewall 10 d and an accompanying sharp corner at the trench bottom.
  • a silicon substrate is etched through a mask defined by both photoresist features and silicon oxide or nitride features.
  • the internal photoresist features 15 a , 15 b , 15 c each of which is positioned between other photoresist features, have substantially vertical sidewalls
  • the peripheral photoresist feature 15 d which is not positioned between other photoresist features, has a substantially oblique sidewall as shown.
  • the silicon oxide or nitride features 17 a - 17 d has a substantially oblique sidewall as shown.
  • the optical proximity effect produces undesirable trench characteristics, including sloping sidewalls and sharp-cornered bottoms. Accordingly, there is a need in the art to address optical proximity effects on etched trench features.
  • the at least one buffer layer is provided over the semiconductor substrate in the area of the at least one shallow peripheral trench, while no buffer layer is provided over the semiconductor substrate in the area of the plurality of internal trenches.
  • At least one buffer layer is provided over the semiconductor substrate in the area of the at least one shallow peripheral trench and at least one buffer layer is provided over the semiconductor substrate in the area of the plurality of internal trenches.
  • the at least one buffer layer in the area of the plurality of internal trenches is thinner than the at least one buffer layer in the area of the at least one shallow peripheral trench.
  • the at least one buffer layer in the area of the plurality of internal trenches can consist of a single buffer layer, while the at least one buffer layer in the area of the at least one shallow peripheral trench can consist of two buffer layers.
  • each internal trench extends through the at least one buffer layer in the area of the plurality of internal trenches and into the semiconductor substrate, while each shallow peripheral trench does not extend through the at least one buffer layer in the area of the at least one shallow peripheral trench (and thus does not extend into the semiconductor substrate).
  • a method of providing trenches in a semiconductor substrate comprises (1) providing a semiconductor substrate; (2) providing a patterned etch resistant layer over the substrate, the patterned layer having a plurality of trench apertures comprising (a) at least one peripheral trench aperture and (b) a plurality of internal trench apertures; (3) providing at least one buffer layer between each peripheral trench aperture and the semiconductor substrate; and (4) conducting an etching process, wherein an internal trench is etched in the semiconductor substrate at each internal trench aperture position, and a peripheral trench is prevented from being etched into the semiconductor substrate at each peripheral aperture position by the at least one buffer layer.
  • the method further comprises providing at least one buffer layer between each internal trench aperture and the semiconductor substrate.
  • the at least one buffer layer between each peripheral trench aperture and the semiconductor substrate has an aggregate thickness that is greater than the at least one buffer layer between each internal trench aperture and the semiconductor substrate.
  • the at least one buffer layer between each internal trench aperture and the semiconductor substrate can consist of a single buffer layer, while the at least one buffer layer between each peripheral trench aperture and the semiconductor substrate consists of two buffer layers.
  • Preferred buffer layers include oxide layers and nitride layers.
  • a preferred substrate is a silicon substrate.
  • a number of devices can be used in connection with the modified substrate and method of the present invention, including trench DMOS transistors, trench Schottky barrier rectifiers, and a DRAM device.
  • a trench DMOS transistor structure that includes at least one peripheral trench and a plurality of internal trenches.
  • the structure comprises: (1) a substrate of a first conductivity type; (2) a body region on the substrate having a second conductivity type, wherein the peripheral and internal trenches extend through the body region; (3) an insulating layer that lines each of the peripheral and internal trenches; (4) a first conductive electrode overlying each insulating layer; and (5) source regions of the first conductivity type in the body region adjacent to the each internal trench, but not adjacent to the at least one peripheral trench.
  • the structure can also comprise a drain electrode disposed on a surface of the substrate opposing the body region and a source electrode disposed over at least a portion of the source regions.
  • the first conductivity type is n-type conductivity and the second conductivity type is p-type conductivity.
  • the insulating layer is an oxide layer and the conductive electrode comprises polysilicon.
  • the trench DMOS transistor structure further comprises an insulating region (such as a borophosphosilicate glass structure) over each first conductive electrode in the internal trenches.
  • One advantage of the present invention is that adverse optical edge effects associated with peripheral trench features are dealt with in an effective and economical manner.
  • FIG. 1A is a cross-sectional view of a semiconductor substrate after application of a patterned photoresist pattern.
  • FIG. 1B is a cross-sectional view of a semiconductor substrate after application of a patterned photoresist pattern and subsequent etching.
  • FIG. 2A is a cross-sectional view of a semiconductor substrate that has been provided with photoresist and oxide or nitride features.
  • FIG. 2B is a cross-sectional view of the semiconductor substrate of FIG. 2A, after removal of photoresist and after etching through the remaining oxide or nitride features.
  • FIG. 3 is a cross-sectional view of the semiconductor substrate of FIG. 2A, after etching through photoresist and oxide or nitride features.
  • FIGS. 4A-4C are cross-sectional views illustrating a process of trench formation according to an embodiment of the present invention.
  • FIGS. 5A-5C are cross-sectional views illustrating a process of trench formation according to an embodiment of the present invention.
  • FIG. 6 is a cross-sectional view of a trench DMOS transistor according to an embodiment of the present invention.
  • peripheral trench refers to a trench, or a portion thereof, which is formed in a surface and is flanked on one side, but not the other, by one or more similar structures.
  • internal trench refers to a trench, or a portion thereof, which is formed in a surface and is flanked on both sides by one or more similar structures.
  • An “internal trench aperture” refers to an aperture in a patterned etch resistant layer which, upon a sufficient depth of etching through the aperture, leads to the formation of an internal trench.
  • a “peripheral trench aperture” refers to an aperture in a patterned etch resistant layer which, upon a sufficient depth of etching through the aperture, leads to the formation of a peripheral trench. As seen below, in some embodiments of the present invention, a peripheral trench aperture does not actually lead to the formation of a trench in a semiconductor substrate upon etching, but rather leads instead to only the formation of a shallow trench in a buffer layer.
  • a nitride or oxide feature 102 preferably formed from a silicon oxide or silicon nitride layer, is formed using techniques known in the art, for example chemical vapor deposition (CVD), on surface 100 a of substrate 100 , preferably a silicon substrate.
  • CVD chemical vapor deposition
  • a patterned photoresist layer with features 104 a , 104 b , 104 c and 104 d is provided on portions of surface 100 a and on portions of oxide or nitride feature 102 (features 104 c and 104 d partially cover opposing sides 102 a and 102 b of feature 102 , leaving the central top surface of feature 102 exposed).
  • feature 104 d is not flanked by two other features and is hence suffers from an optical edge effect, as evidenced in FIG. 4B by oblique face 104 o.
  • FIG. 4B is then subjected to an etch step, such as a reactive ion etching (RIE) step, wherein substrate 100 is preferentially etched relative to oxide or nitride feature 102 .
  • RIE reactive ion etching
  • trenches 106 are formed between features 104 a and 104 b , as well as between features 104 b and 104 c , in substrate 100 . Due to the presence of oxide or nitride feature 102 between features 104 c and 104 d , however, only a shallow trench 107 is formed in nitride feature 102 , and no trench is formed in substrate 100
  • FIGS. 5A-5C A second embodiment is presented in connection with FIGS. 5A-5C.
  • a nitride or oxide feature 102 is formed using techniques known in the art, such as CVD, on surface 100 a of substrate 100 .
  • a nitride or oxide layer 103 is provided over surface 100 a and over oxide or nitride feature 102 , also using techniques known in the art such as CVD.
  • a patterned photoresist layer having photoresist features 104 a , 104 b , 104 c , 104 d , is provided over oxide or nitride layer 103 .
  • an oxide or nitride etching process such as reactive ion etching, is carried out in which oxide or nitride layer 103 is patterned, and trenches 106 are formed in the substrate 100 , as shown. This etching step is sufficient to etch through oxide or nitride layer 103 , but it is not sufficient to also etch through oxide or nitride layer 102 .
  • apertures are provided in the oxide or nitride layer 103 between photoresist features 104 a and 104 b , between features 104 b and 104 c , as well as between features 104 c and 104 d .
  • trenches 106 are etched in substrate 100 through apertures defined by features 104 a / 103 a and 104 b / 103 b , as well as by features 104 b / 103 b and 104 c / 103 c .
  • an aperture is not provided in oxide or nitride layer 102 between photoresist features 104 c and 104 d , so no trench is formed in substrate 100 at the location.
  • FIG. 3 had a trench been formed in the substrate 100 at a peripheral position defined by features 104 a / 013 c and 104 d / 103 d , such a trench would have been expected to have both a sharp-cornered bottom and an undercut at the right-hand side of the trench.
  • FIG. 5C The structure shown in FIG. 5C is formed by the same procedure discussed above in connection with FIGS. 5A and 5B, except that photoresist features 104 a , 104 b , 104 c and 104 d are removed prior to the trench etch step.
  • photoresist features 104 a , 104 b , 104 c and 104 d are removed prior to the trench etch step.
  • a trench been formed in the substrate 100 at a peripheral position defined by features 103 c and 103 d , such a trench would have been expected to have suffered from an adverse optical edge effect like that shown in FIG. 2B, wherein the trench has a sloping sidewall and a sharp-cornered bottom.
  • FIG. 6 illustrates two trench DMOS cells 250 constructed in accordance with the present invention.
  • trench DMOS cells 250 include, within this embodiment, an n+ substrate 200 upon which is grown a lightly n-doped epitaxial layer 202 , which serves as the drain for the DMOS cells 250 .
  • a conductive layer (not shown) is applied to the bottom of n+ substrate and acts as a common drain contact for the DMOS cells.
  • body regions 204 of opposite (p-type) conductivity are provided and act as the gate region for the DMOS cells 250 .
  • n+ regions 212 are also provided, which act as sources for the DMOS cells 250 .
  • Conductive layer 216 acts as a common source contact for the DMOS cells 250 , shorting sources (i.e., n+ regions 212 ) with one another.
  • Trench regions lined with oxide layers 206 a and filled with polysilicon 210 a are provided.
  • the filled trenches filled with oxide 206 a and polysilicon 210 a act as gate electrodes for the DMOS cells 250 .
  • Polysilicon 210 a is insulated from conductive layer 216 (source contact) by BPSG (borophosphosilicate glass) structures 214 , allowing the gates and sources to be independently biased.
  • BPSG borophosphosilicate glass
  • peripheral trenches are typically defective.
  • shorting between the gate and source of the peripheral DMOS device frequently occurs.
  • a dummy peripheral device 252 is created in this embodiment.
  • the peripheral (right-hand) trench is filled with oxide layer 206 b and polysilicon 210 b , it is not provided with an n+ source region (and hence need not be provided with a BPSG insulating structure). In this way, the possibility that shorting between gate and source will occur in connection with the peripheral trench is prevented, because a source is entirely eliminated.
  • polysilicon regions 210 a associated with DMOS cells 250 must be electrically insulated from source contact 216 for proper operation.
  • the polysilicon region 210 b associated with dummy peripheral device 252 can be shorted to source contact 216 .
  • polysilicon regions 210 a associated with DMOS cells 250 are electrically connected together (not shown), allowing a group of discrete devices to behave as if it were a single large transistor.
  • source contact 216 is shorted to polysilicon region 210 b in dummy peripheral device 252 , care must be taken to ensure that polysilicon 210 b is not electrically connected to polysilicon 210 a . Otherwise a short would be established between the sources and gates of the DMOS device(s). This would typically be accomplished by isolating the peripheral trench from the other trenches.
  • the DMOS cells 250 and the dummy peripheral device 252 are constructed in the same way, using process steps that are well known in the art.
  • an N-doped epitaxial layer 202 is grown on a conventionally N+ doped substrate 200 .
  • a P-body region 204 is formed in an implantation and diffusion step. Since the P-body region is uniform across the substrate, no mask is needed.
  • the surface of the epitaxial layer is then covered with an oxide layer, which is conventionally exposed and patterned to leave mask openings in the oxide layer. Trenches are dry etched through the mask openings, for example, by reactive ion etching. As seen in FIG.
  • the peripheral (right-hand) trench corresponding to dummy peripheral device 252 is typically flawed due to the optical edge effect.
  • An oxide layer 206 is then deposited on the entire structure so that it covers the trench walls and the surface of P-body region 204 .
  • a polysilicon layer 210 is provided over the entire surface, filling the trenches.
  • the polysilicon layer 210 is typically doped with phosphorous chloride or implanted with arsenic or phosphorous to reduce its resistivity.

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Ceramic Engineering (AREA)
  • Manufacturing & Machinery (AREA)
  • Element Separation (AREA)
  • Semiconductor Memories (AREA)
  • Electrodes Of Semiconductors (AREA)
  • Insulated Gate Type Field-Effect Transistor (AREA)

Abstract

In a first aspect of the invention, a modified semiconductor substrate is provided. The modified substrate comprises: (1) a semiconductor substrate; (2) at least one buffer layer provided over at least a portion of the substrate; and (3) a plurality of trenches comprising (a) a plurality of internal trenches that extend into the semiconductor substrate and (b) at least one shallow peripheral trench that extends into the at least one buffer layer but does not extend into the semiconductor substrate. In another aspect, a method of selectively providing trenches in a semiconductor substrate is provided. According to a further aspect of the invention, a trench DMOS transistor structure that includes at least one peripheral trench and a plurality of internal trenches is provided. The structure comprises: (1) a substrate of a first conductivity type; (2) a body region on the substrate having a second conductivity type, wherein the peripheral and internal trenches extend through the body region; (3) an insulating layer that lines each of the peripheral and internal trenches; (4) a first conductive electrode overlying each insulating layer; and (5) source regions of the first conductivity type in the body region adjacent to the each internal trench, but not adjacent to the at least one peripheral trench.

Description

STATEMENT OF RELATED APPLICATION
This application is a divisional of co-pending U.S. patent application No. 09/617,356, filed Jul. 17, 2000 and entitled “Devices and Methods for Addressing Optical Edge Effects in Connection with Etched Trenches. This application is also related to U.S. Divisional patent application Ser. No. 09/924,855, filed Aug. 8, 2001 and entitled “Devices and Methods for Addressing Optical Edge Effects in Connection with Etched Trenches”, now U.S. Pat. No. 6,475,884.
BACKGROUND OF THE INVENTION
At present, semiconductor process technology is capable of creating features having dimensions well into the submicron range. At this level of miniaturization, feature size variations due to what is commonly referred to as the “optical proximity effect” can become significant. In general, proximity effects are variations in feature dimensions that are due to the proximity of other nearby features. In particular, optical proximity effects are proximity effects that occur during optical lithography. As a result of optical proximity effects, the size of a given feature can vary based on its spacing from other features.
Among the phenomena contributing to optical proximity effects are diffraction patterns associated with imaged features. One example of an optical proximity effect is the difference in dimension that can occur between an isolated printed line and a printed line in a dense array of equal lines.
Specific consequences of optical proximity effects include situations where internal features, which are surrounded by other features, and peripheral features, which are not, differ substantially. (Under these circumstances, optical proximity effects are frequently referred to as optical edge effects.) For example, at present, during photolithographic processes at submicron feature sizes, peripheral photoresist features frequently display a significant optical edge effect. As a result, etched silicon trenches, among other features, are frequently and adversely affected. Accordingly, devices employing etched silicon trenches, such as trench DMOSFETS (double diffused metal oxide semiconductor field effect transistors), trench Schottky barrier rectifiers, DRAM (dynamic random access memory) devices, and devices in which trenches are used to isolate separate integrated circuits, are likewise frequently and adversely effected by the optical edge effect.
An example of such an edge effect is presented in FIGS. 1A and 1B. These figures illustrate a situation where trenches are etched using apertures between the photoresist features. More specifically, as seen in FIG. 1A, a silicon substrate 10 is provided with photoresist features 15 a, 15 b, 15 c, 15 d via an optical lithography process. As shown in this figure, the internal features 15 a, 15 b and 15 c, each of which is positioned between other features (the feature to the left of internal feature 15 a is not shown here), have substantially vertical sidewalls. Unfortunately, as a consequence of the optical edge effect discussed herein, peripheral feature 15 d, which is not positioned between other features, has a substantially oblique sidewall as shown.
FIG. 1B illustrates the results that are obtained after subjecting the photoresist-patterned silicon substrate to an etch step. As can be seen in this figure, due to the substantially vertical nature of the sidewalls associated with photoresist features 15 a, 15 b and 15 c, silicon sidewalls 10 a, 10 b and 10 c are also substantially vertical. In contrast, due to the substantially oblique nature of the sidewalls associated with photoresist feature 15 d, silicon sidewall 10 d is also substantially oblique, resulting in a sharp corner at the trench bottom.
In other instances, a silicon substrate is etched using a silicon oxide or silicon nitride photomask. Referring to FIG. 2A, a silicon oxide or nitride layer is etched via photoresist features 15 a, 15 b, 15 c, 15 d, to form silicon oxide or silicon nitride features 17 a, 17 b, 17 c, 17 c on silicon substrate 10. As shown in this figure, the internal photoresist features 15 a, 15 b, 15 c, each of which is positioned between other photoresist features, have substantially vertical sidewalls, while the peripheral photoresist feature 15 d, which is not positioned between other photoresist features, has a substantially oblique sidewall. The same is true of the silicon oxide or nitride features 17 a-17 c. Photoresist features 15 a, 15 b, 15 c and 15 d are then removed, leaving only oxide or nitride features 17 a, 17 b, 17 c and 17 c. FIG. 2B illustrates the result of etching the silicon substrate 10 using silicon oxide or silicon nitride features 17 a, 17 b, 17 c and 17 c alone as masking features. As can be seen, the results are largely the same as those achieved when the substrate 10 is etched using photoresist features 15 a, 15 b, 15 c and 15 d (see FIG. 1B). Specifically, due to the substantially vertical nature of the sidewalls associated with silicon oxide or silicon nitride features 17 a, 17 b, 17 c, silicon sidewalls 10 a, 10 b and 10 c are also substantially vertical. Furthermore, silicon oxide or silicon nitride feature 17 c has a substantially oblique sidewall, which results in a trench feature having a substantially oblique silicon sidewall 10 d and an accompanying sharp corner at the trench bottom.
In still other instances, a silicon substrate is etched through a mask defined by both photoresist features and silicon oxide or nitride features. As shown in FIG. 3, the internal photoresist features 15 a, 15 b, 15 c, each of which is positioned between other photoresist features, have substantially vertical sidewalls, while the peripheral photoresist feature 15 d, which is not positioned between other photoresist features, has a substantially oblique sidewall as shown. The same is true of the silicon oxide or nitride features 17 a-17 d. As to the silicon substrate 10, due to the substantially vertical nature of the sidewalls associated with features 15 a/17 a, 15 b/17 b and 15 c/17 c, silicon sidewalls 10 a, 10 b and 10 c are also substantially vertical. In contrast, due to fact that feature 15 d/17 c is oblique and is comprised of a combination of photoresist and oxide or nitride, a sharp corner is formed at the trench bottom, as was observed in connection with FIGS. 1 and 2B. Moreover, the silicon substrate 10 is undercut at the interface that is formed with the oxide or nitride feature 17 d.
In each of the above cases, the optical proximity effect produces undesirable trench characteristics, including sloping sidewalls and sharp-cornered bottoms. Accordingly, there is a need in the art to address optical proximity effects on etched trench features.
Others have addressed problems arising from optical proximity effects in DRAM applications by putting dummy trenches around the cells. See, e.g., J. Fung Chen, Tom Laidig, Kurt E. Wampler and Roger Caldwell, “Practical Method for Full-Chip Optical Proximity Correction,” SPIE Proceedings, Vol. 3051,1997; J. Fung Chen, Tom Laidig, Kurt E. Wampler and Roger Caldwell, “An OPC Roadmap to 0.14 mm Design Rules,” paper presented at BACUS, 1997; J. Li, D. Bernard, J. Rey, V. Boksha, “Model-Based Optical Proximity Correction Including Photo-resist Effects,” Proc. SPIE, V. 3051, 1997, P. 643-651; N. Shamma, F. Sporon-Fiedler, E. Lin, “A Method for Correction of Proximity Effect in Optical Lithography,” KTI Microlithography Seminar Interface '91, P. 145; Chris A. Mack, “Evaluating Proximity Effects Using 3-D Optical Lithography Simulation,” Semiconductor International July 1996 P. 237; O. Otto etc., “Automated optical proximity correction—a rule-based approach,” SPIE Proceedings, V. 2197, P. 278, 1994; A. Komblit etc., “Role of etch pattern fidelity in the printing of optical proximity corrected photomasks,” EIPB'95, 1995.
However, a need nonetheless remains in the art for alternative methods of addressing these problems.
SUMMARY OF THE INVENTION
These and other needs in the art are addressed by the present invention.
According to a first aspect of the present invention, a modified semiconductor substrate is provided. The modified substrate comprises: (1) a semiconductor substrate; (2) at least one buffer layer provided over at least a portion of the substrate; and (3) a plurality of trenches comprising (a) a plurality of internal trenches that extend into the semiconductor substrate and (b) at least one shallow peripheral trench that extends into the at least one buffer layer but does not extend into the semiconductor substrate.
In one preferred embodiment, the at least one buffer layer is provided over the semiconductor substrate in the area of the at least one shallow peripheral trench, while no buffer layer is provided over the semiconductor substrate in the area of the plurality of internal trenches.
In another preferred embodiment, at least one buffer layer is provided over the semiconductor substrate in the area of the at least one shallow peripheral trench and at least one buffer layer is provided over the semiconductor substrate in the area of the plurality of internal trenches. However, the at least one buffer layer in the area of the plurality of internal trenches is thinner than the at least one buffer layer in the area of the at least one shallow peripheral trench. (For example, the at least one buffer layer in the area of the plurality of internal trenches can consist of a single buffer layer, while the at least one buffer layer in the area of the at least one shallow peripheral trench can consist of two buffer layers.) As a result, each internal trench extends through the at least one buffer layer in the area of the plurality of internal trenches and into the semiconductor substrate, while each shallow peripheral trench does not extend through the at least one buffer layer in the area of the at least one shallow peripheral trench (and thus does not extend into the semiconductor substrate).
According to another aspect of the present invention, a method of providing trenches in a semiconductor substrate is provided. The method comprises (1) providing a semiconductor substrate; (2) providing a patterned etch resistant layer over the substrate, the patterned layer having a plurality of trench apertures comprising (a) at least one peripheral trench aperture and (b) a plurality of internal trench apertures; (3) providing at least one buffer layer between each peripheral trench aperture and the semiconductor substrate; and (4) conducting an etching process, wherein an internal trench is etched in the semiconductor substrate at each internal trench aperture position, and a peripheral trench is prevented from being etched into the semiconductor substrate at each peripheral aperture position by the at least one buffer layer.
In one preferred embodiment, the method further comprises providing at least one buffer layer between each internal trench aperture and the semiconductor substrate. However, the at least one buffer layer between each peripheral trench aperture and the semiconductor substrate has an aggregate thickness that is greater than the at least one buffer layer between each internal trench aperture and the semiconductor substrate. (For example, the at least one buffer layer between each internal trench aperture and the semiconductor substrate can consist of a single buffer layer, while the at least one buffer layer between each peripheral trench aperture and the semiconductor substrate consists of two buffer layers.) As a result, an internal trench is etched through the at least one buffer layer and into the semiconductor substrate at each internal trench aperture position during the etching procedure, while a trench is not etched through the at least one buffer layer (and hence not into the substrate) at each peripheral trench aperture position.
Preferred buffer layers include oxide layers and nitride layers. A preferred substrate is a silicon substrate.
A number of devices can be used in connection with the modified substrate and method of the present invention, including trench DMOS transistors, trench Schottky barrier rectifiers, and a DRAM device.
According to a further aspect of the present invention, a trench DMOS transistor structure that includes at least one peripheral trench and a plurality of internal trenches is provided. The structure comprises: (1) a substrate of a first conductivity type; (2) a body region on the substrate having a second conductivity type, wherein the peripheral and internal trenches extend through the body region; (3) an insulating layer that lines each of the peripheral and internal trenches; (4) a first conductive electrode overlying each insulating layer; and (5) source regions of the first conductivity type in the body region adjacent to the each internal trench, but not adjacent to the at least one peripheral trench. The structure can also comprise a drain electrode disposed on a surface of the substrate opposing the body region and a source electrode disposed over at least a portion of the source regions.
Preferably, the first conductivity type is n-type conductivity and the second conductivity type is p-type conductivity. Preferably, the insulating layer is an oxide layer and the conductive electrode comprises polysilicon. In certain preferred embodiments, the trench DMOS transistor structure further comprises an insulating region (such as a borophosphosilicate glass structure) over each first conductive electrode in the internal trenches.
One advantage of the present invention is that adverse optical edge effects associated with peripheral trench features are dealt with in an effective and economical manner.
Another advantage of the present invention is that the performance of products with peripheral trench features, such as trench DMOS devices, trench Schottky battier rectifiers, DRAM devices, and other devices employing peripheral trench features, is substantially improved.
These and other embodiments and advantages of the present invention will become readily apparent upon review of the Detailed Description and Claims to follow.
BRIEF DESCRIPTION OF THE DRAWINGS
FIG. 1A is a cross-sectional view of a semiconductor substrate after application of a patterned photoresist pattern.
FIG. 1B is a cross-sectional view of a semiconductor substrate after application of a patterned photoresist pattern and subsequent etching.
FIG. 2A is a cross-sectional view of a semiconductor substrate that has been provided with photoresist and oxide or nitride features.
FIG. 2B is a cross-sectional view of the semiconductor substrate of FIG. 2A, after removal of photoresist and after etching through the remaining oxide or nitride features.
FIG. 3 is a cross-sectional view of the semiconductor substrate of FIG. 2A, after etching through photoresist and oxide or nitride features.
FIGS. 4A-4C are cross-sectional views illustrating a process of trench formation according to an embodiment of the present invention.
FIGS. 5A-5C are cross-sectional views illustrating a process of trench formation according to an embodiment of the present invention.
FIG. 6 is a cross-sectional view of a trench DMOS transistor according to an embodiment of the present invention.
DETAILED DESCRIPTION OF THE INVENTION
The present invention now will be described more fully hereinafter with reference to the accompanying drawings, in which preferred embodiments of the invention are shown. This invention may, however, be embodied in different forms and should not be construed as being limited to the embodiments set forth herein.
As used herein, the term “peripheral trench” refers to a trench, or a portion thereof, which is formed in a surface and is flanked on one side, but not the other, by one or more similar structures. Similarly, the term “internal trench” refers to a trench, or a portion thereof, which is formed in a surface and is flanked on both sides by one or more similar structures. An “internal trench aperture” refers to an aperture in a patterned etch resistant layer which, upon a sufficient depth of etching through the aperture, leads to the formation of an internal trench. A “peripheral trench aperture” refers to an aperture in a patterned etch resistant layer which, upon a sufficient depth of etching through the aperture, leads to the formation of a peripheral trench. As seen below, in some embodiments of the present invention, a peripheral trench aperture does not actually lead to the formation of a trench in a semiconductor substrate upon etching, but rather leads instead to only the formation of a shallow trench in a buffer layer.
A first embodiment of the present invention is presented in accordance with FIGS. 4A-4C. As shown in FIG. 4A, a nitride or oxide feature 102, preferably formed from a silicon oxide or silicon nitride layer, is formed using techniques known in the art, for example chemical vapor deposition (CVD), on surface 100 a of substrate 100, preferably a silicon substrate.
Then, as seen in FIG. 4B, a patterned photoresist layer with features 104 a, 104 b, 104 c and 104 d is provided on portions of surface 100 a and on portions of oxide or nitride feature 102 ( features 104 c and 104 d partially cover opposing sides 102 a and 102 b of feature 102, leaving the central top surface of feature 102 exposed). Unlike features 104 a, 104 b and 104 c, feature 104 d is not flanked by two other features and is hence suffers from an optical edge effect, as evidenced in FIG. 4B by oblique face 104 o.
The structure of FIG. 4B is then subjected to an etch step, such as a reactive ion etching (RIE) step, wherein substrate 100 is preferentially etched relative to oxide or nitride feature 102. As a result, as seen in FIG. 4C, trenches 106 are formed between features 104 a and 104 b, as well as between features 104 b and 104 c, in substrate 100. Due to the presence of oxide or nitride feature 102 between features 104 c and 104 d, however, only a shallow trench 107 is formed in nitride feature 102, and no trench is formed in substrate 100
As seen from FIG. 1B above, had a trench been formed in the substrate at this peripheral position in the absence of oxide or nitride feature 102, such a trench would have been expected to have a sharp-cornered bottom, due to the optical edge effect. Hence, by providing an oxide or nitride feature 102 underneath a peripheral trench aperture in photoresist layer 104, an adverse outcome is prevented.
A second embodiment is presented in connection with FIGS. 5A-5C. As seen in FIG. 5A, a nitride or oxide feature 102 is formed using techniques known in the art, such as CVD, on surface 100 a of substrate 100. Subsequently, a nitride or oxide layer 103 is provided over surface 100 a and over oxide or nitride feature 102, also using techniques known in the art such as CVD.
As seen in FIG. 5B, a patterned photoresist layer, having photoresist features 104 a, 104 b, 104 c, 104 d, is provided over oxide or nitride layer 103. Then, an oxide or nitride etching process, such as reactive ion etching, is carried out in which oxide or nitride layer 103 is patterned, and trenches 106 are formed in the substrate 100, as shown. This etching step is sufficient to etch through oxide or nitride layer 103, but it is not sufficient to also etch through oxide or nitride layer 102. Hence, apertures are provided in the oxide or nitride layer 103 between photoresist features 104 a and 104 b, between features 104 b and 104 c, as well as between features 104 c and 104 d. Moreover, trenches 106 are etched in substrate 100 through apertures defined by features 104 a/103 a and 104 b/103 b, as well as by features 104 b/103 b and 104 c/103 c. However, due to the additional oxide or nitride thickness, an aperture is not provided in oxide or nitride layer 102 between photoresist features 104 c and 104 d, so no trench is formed in substrate 100 at the location. As seen from FIG. 3 above, had a trench been formed in the substrate 100 at a peripheral position defined by features 104 a/013 c and 104 d/103 d, such a trench would have been expected to have both a sharp-cornered bottom and an undercut at the right-hand side of the trench.
The structure shown in FIG. 5C is formed by the same procedure discussed above in connection with FIGS. 5A and 5B, except that photoresist features 104 a, 104 b, 104 c and 104 d are removed prior to the trench etch step. Had a trench been formed in the substrate 100 at a peripheral position defined by features 103 c and 103 d, such a trench would have been expected to have suffered from an adverse optical edge effect like that shown in FIG. 2B, wherein the trench has a sloping sidewall and a sharp-cornered bottom.
A further embodiment of the invention is set forth in connection with FIG. 6. FIG. 6 illustrates two trench DMOS cells 250 constructed in accordance with the present invention. Like prior art devices, trench DMOS cells 250 include, within this embodiment, an n+ substrate 200 upon which is grown a lightly n-doped epitaxial layer 202, which serves as the drain for the DMOS cells 250. A conductive layer (not shown) is applied to the bottom of n+ substrate and acts as a common drain contact for the DMOS cells. Within portions of n-doped epitaxial layer 202, body regions 204 of opposite (p-type) conductivity are provided and act as the gate region for the DMOS cells 250. n+ regions 212 are also provided, which act as sources for the DMOS cells 250. Conductive layer 216 acts as a common source contact for the DMOS cells 250, shorting sources (i.e., n+ regions 212) with one another. Trench regions lined with oxide layers 206 a and filled with polysilicon 210 a are provided. The filled trenches filled with oxide 206 a and polysilicon 210 a act as gate electrodes for the DMOS cells 250. Polysilicon 210 a is insulated from conductive layer 216 (source contact) by BPSG (borophosphosilicate glass) structures 214, allowing the gates and sources to be independently biased.
As noted above, due to optical edge effects, peripheral trenches are typically defective. As a result, in the instance where a peripheral DMOS device is formed, shorting between the gate and source of the peripheral DMOS device frequently occurs. To prevent this from happening, a dummy peripheral device 252 is created in this embodiment. In this case, although the peripheral (right-hand) trench is filled with oxide layer 206 b and polysilicon 210 b, it is not provided with an n+ source region (and hence need not be provided with a BPSG insulating structure). In this way, the possibility that shorting between gate and source will occur in connection with the peripheral trench is prevented, because a source is entirely eliminated.
As previously noted, polysilicon regions 210 a associated with DMOS cells 250 must be electrically insulated from source contact 216 for proper operation. In contrast, the polysilicon region 210 b associated with dummy peripheral device 252 can be shorted to source contact 216. Frequently, polysilicon regions 210 a associated with DMOS cells 250 are electrically connected together (not shown), allowing a group of discrete devices to behave as if it were a single large transistor. However since source contact 216 is shorted to polysilicon region 210 b in dummy peripheral device 252, care must be taken to ensure that polysilicon 210 b is not electrically connected to polysilicon 210 a. Otherwise a short would be established between the sources and gates of the DMOS device(s). This would typically be accomplished by isolating the peripheral trench from the other trenches.
A process for forming the structure of FIG. 6 is now briefly described. During the initial process steps, the DMOS cells 250 and the dummy peripheral device 252 are constructed in the same way, using process steps that are well known in the art. For example, an N-doped epitaxial layer 202 is grown on a conventionally N+ doped substrate 200. Then a P-body region 204 is formed in an implantation and diffusion step. Since the P-body region is uniform across the substrate, no mask is needed. The surface of the epitaxial layer is then covered with an oxide layer, which is conventionally exposed and patterned to leave mask openings in the oxide layer. Trenches are dry etched through the mask openings, for example, by reactive ion etching. As seen in FIG. 6, the peripheral (right-hand) trench corresponding to dummy peripheral device 252 is typically flawed due to the optical edge effect. An oxide layer 206 is then deposited on the entire structure so that it covers the trench walls and the surface of P-body region 204. Next, a polysilicon layer 210 is provided over the entire surface, filling the trenches. The polysilicon layer 210 is typically doped with phosphorous chloride or implanted with arsenic or phosphorous to reduce its resistivity.
At this point, a masking layer is applied over the peripheral (right-hand) trench. Then, polysilicon layer 210 and oxide layer 206 are etched to optimize the thickness of the polysilicon layer 210 and expose portions of the P-body between the trenches. Next, a photoresist masking process is used to form a patterned masking layer having apertures that define n+ regions 212. The n+ regions 212 are typically formed in an implantation and diffusion process. No aperture is provided, and hence no N+ region is formed, in connection with the formation of dummy peripheral device 252. Masking layers are then removed in a conventional manner. Subsequently, the DMOS cells are completed in a conventional manner by forming and patterning a BPSG layer over the structure to define BPSG regions 214. (As previously noted, since dummy peripheral device contains no N+ source region, no BPSG region is needed.) Conductive layer 216 is then applied over the entire structure as shown.
Although various embodiments are specifically illustrated and described herein, it will be appreciated that modifications and variations of the present invention are covered by the above teachings and are within the purview of the appended claims without departing from the spirit and intended scope of the invention. As a specific example, the method of the present invention may be used to form a structure in which the conductivities of the various semiconductor regions are reversed from those described herein.

Claims (7)

What is claimed is:
1. A trench DMOS transistor structure that includes at least one peripheral trench and a plurality of internal trenches, comprising:
a substrate of a first conductivity type;
a body region on the substrate, said body region having a second conductivity type, said peripheral and internal trenches extending through the body region;
an insulating layer that lines each of the peripheral and internal trenches;
a first conductive electrode overlying each insulating layer;
an insulating region overlying each first conductive electrode in said internal trenches, but no insulating region overlying the first conductive electrode in said at least one peripheral trench; and
source regions of the first conductivity type in the body region adjacent to said each internal trench, but not adjacent to said at least one peripheral trench.
2. The trench DMOS transistor structure of claim 1, wherein the first conductivity type is n-type conductivity and the second conductivity type is p-type conductivity.
3. The trench DMOS transistor structure of claim 1, further comprising a drain electrode disposed on a surface of the substrate opposing the body region and a source electrode disposed over at least a portion of the source regions.
4. The trench DMOS transistor structure of claim 1, wherein said insulating layer is an oxide layer.
5. The trench DMOS transistor structure of claim 1, wherein the insulating region is a borophosphosilicate glass structure.
6. The trench DMOS transistor structure of claim 1, wherein said conductive electrode comprises polysilicon.
7. The trench DMOS transistor structure of claim 1, further comprising a source electrode over and in contact with the first conductive electrode overlying the insulating layer in said at least one peripheral trench.
US10/051,504 2000-07-17 2002-01-17 Trench DMOS structure with peripheral trench with no source regions Expired - Lifetime US6576952B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US10/051,504 US6576952B2 (en) 2000-07-17 2002-01-17 Trench DMOS structure with peripheral trench with no source regions

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US09/617,356 US6555895B1 (en) 2000-07-17 2000-07-17 Devices and methods for addressing optical edge effects in connection with etched trenches
US09/924,855 US6475884B2 (en) 2000-07-17 2001-08-08 Devices and methods for addressing optical edge effects in connection with etched trenches
US10/051,504 US6576952B2 (en) 2000-07-17 2002-01-17 Trench DMOS structure with peripheral trench with no source regions

Related Parent Applications (2)

Application Number Title Priority Date Filing Date
US09/617,356 Division US6555895B1 (en) 2000-07-17 2000-07-17 Devices and methods for addressing optical edge effects in connection with etched trenches
US09/924,855 Division US6475884B2 (en) 2000-07-17 2001-08-08 Devices and methods for addressing optical edge effects in connection with etched trenches

Publications (2)

Publication Number Publication Date
US20020093048A1 US20020093048A1 (en) 2002-07-18
US6576952B2 true US6576952B2 (en) 2003-06-10

Family

ID=24473331

Family Applications (3)

Application Number Title Priority Date Filing Date
US09/617,356 Expired - Fee Related US6555895B1 (en) 2000-07-17 2000-07-17 Devices and methods for addressing optical edge effects in connection with etched trenches
US09/924,855 Expired - Lifetime US6475884B2 (en) 2000-07-17 2001-08-08 Devices and methods for addressing optical edge effects in connection with etched trenches
US10/051,504 Expired - Lifetime US6576952B2 (en) 2000-07-17 2002-01-17 Trench DMOS structure with peripheral trench with no source regions

Family Applications Before (2)

Application Number Title Priority Date Filing Date
US09/617,356 Expired - Fee Related US6555895B1 (en) 2000-07-17 2000-07-17 Devices and methods for addressing optical edge effects in connection with etched trenches
US09/924,855 Expired - Lifetime US6475884B2 (en) 2000-07-17 2001-08-08 Devices and methods for addressing optical edge effects in connection with etched trenches

Country Status (8)

Country Link
US (3) US6555895B1 (en)
EP (1) EP1303871A2 (en)
JP (1) JP4122215B2 (en)
KR (3) KR100848850B1 (en)
CN (1) CN1193411C (en)
AU (1) AU2001273526A1 (en)
TW (1) TW508694B (en)
WO (1) WO2002007201A2 (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6716709B1 (en) * 2002-12-31 2004-04-06 Texas Instruments Incorporated Transistors formed with grid or island implantation masks to form reduced diffusion-depth regions without additional masks and process steps
US20110309464A1 (en) * 2010-06-22 2011-12-22 Toyota Jidosha Kabushiki Kaisha Semiconductor device including cell region and peripheral region having high breakdown voltage structure

Families Citing this family (32)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7745289B2 (en) 2000-08-16 2010-06-29 Fairchild Semiconductor Corporation Method of forming a FET having ultra-low on-resistance and low gate charge
US6818513B2 (en) 2001-01-30 2004-11-16 Fairchild Semiconductor Corporation Method of forming a field effect transistor having a lateral depletion structure
US6916745B2 (en) 2003-05-20 2005-07-12 Fairchild Semiconductor Corporation Structure and method for forming a trench MOSFET having self-aligned features
US6803626B2 (en) 2002-07-18 2004-10-12 Fairchild Semiconductor Corporation Vertical charge control semiconductor device
JP3701227B2 (en) * 2001-10-30 2005-09-28 三菱電機株式会社 Semiconductor device and manufacturing method thereof
US7576388B1 (en) 2002-10-03 2009-08-18 Fairchild Semiconductor Corporation Trench-gate LDMOS structures
US6710418B1 (en) 2002-10-11 2004-03-23 Fairchild Semiconductor Corporation Schottky rectifier with insulation-filled trenches and method of forming the same
US7022247B2 (en) * 2003-03-26 2006-04-04 Union Semiconductor Technology Corporation Process to form fine features using photolithography and plasma etching
TWI223448B (en) * 2003-04-29 2004-11-01 Mosel Vitelic Inc DMOS device having a trenched bus structure
US7652326B2 (en) 2003-05-20 2010-01-26 Fairchild Semiconductor Corporation Power semiconductor devices and methods of manufacture
KR100511045B1 (en) * 2003-07-14 2005-08-30 삼성전자주식회사 Integration method of a semiconductor device having a recessed gate electrode
US7138638B2 (en) * 2003-11-20 2006-11-21 Juni Jack E Edge effects treatment for crystals
KR100994719B1 (en) 2003-11-28 2010-11-16 페어차일드코리아반도체 주식회사 Superjunction semiconductor device
US7368777B2 (en) 2003-12-30 2008-05-06 Fairchild Semiconductor Corporation Accumulation device with charge balance structure and method of forming the same
US7352036B2 (en) 2004-08-03 2008-04-01 Fairchild Semiconductor Corporation Semiconductor power device having a top-side drain using a sinker trench
JP2006196545A (en) * 2005-01-11 2006-07-27 Toshiba Corp Method of manufacturing semiconductor device
CN102867825B (en) 2005-04-06 2016-04-06 飞兆半导体公司 Trenched-gate field effect transistors structure and forming method thereof
CN103094348B (en) 2005-06-10 2016-08-10 飞兆半导体公司 Field-effect transistor
US20070157516A1 (en) * 2006-01-09 2007-07-12 Fischer Bernhard A Staged modular hydrocarbon reformer with internal temperature management
US7446374B2 (en) 2006-03-24 2008-11-04 Fairchild Semiconductor Corporation High density trench FET with integrated Schottky diode and method of manufacture
US7319256B1 (en) 2006-06-19 2008-01-15 Fairchild Semiconductor Corporation Shielded gate trench FET with the shield and gate electrodes being connected together
JP2010541212A (en) 2007-09-21 2010-12-24 フェアチャイルド・セミコンダクター・コーポレーション Superjunction structure and manufacturing method for power device
US7772668B2 (en) * 2007-12-26 2010-08-10 Fairchild Semiconductor Corporation Shielded gate trench FET with multiple channels
US20120273916A1 (en) 2011-04-27 2012-11-01 Yedinak Joseph A Superjunction Structures for Power Devices and Methods of Manufacture
US8432000B2 (en) 2010-06-18 2013-04-30 Fairchild Semiconductor Corporation Trench MOS barrier schottky rectifier with a planar surface using CMP techniques
CN102183265A (en) * 2011-02-10 2011-09-14 刘清惓 Capacitance sensor and method for measuring surface covering
US8772868B2 (en) 2011-04-27 2014-07-08 Fairchild Semiconductor Corporation Superjunction structures for power devices and methods of manufacture
US8786010B2 (en) 2011-04-27 2014-07-22 Fairchild Semiconductor Corporation Superjunction structures for power devices and methods of manufacture
US8836028B2 (en) 2011-04-27 2014-09-16 Fairchild Semiconductor Corporation Superjunction structures for power devices and methods of manufacture
US8673700B2 (en) 2011-04-27 2014-03-18 Fairchild Semiconductor Corporation Superjunction structures for power devices and methods of manufacture
EP3496153B1 (en) 2017-12-05 2021-05-19 STMicroelectronics S.r.l. Manufacturing method of a semiconductor device with efficient edge structure
CN112864239B (en) * 2021-03-17 2022-04-26 长江存储科技有限责任公司 Field effect transistor and preparation method thereof

Citations (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0420489A2 (en) 1989-09-27 1991-04-03 AT&T Corp. Compensation of lithographic and etch proximity effects
US5072266A (en) 1988-12-27 1991-12-10 Siliconix Incorporated Trench DMOS power transistor with field-shaping body profile and three-dimensional geometry
EP0580213A1 (en) 1992-07-23 1994-01-26 SILICONIX Incorporated High voltage transistor having edge termination utilizing trench technology
US5468982A (en) 1994-06-03 1995-11-21 Siliconix Incorporated Trenched DMOS transistor with channel block at cell trench corners
EP0726603A2 (en) 1995-02-10 1996-08-14 SILICONIX Incorporated Trenched field effect transistor with PN depletion barrier
US5847421A (en) 1996-07-15 1998-12-08 Kabushiki Kaisha Toshiba Logic cell having efficient optical proximity effect correction
US5864159A (en) 1994-12-13 1999-01-26 Mitsubishi Denki Kabushiki Kaisha Insulated gate semiconductor device structure to prevent a reduction in breakdown voltage
US5877528A (en) 1997-03-03 1999-03-02 Megamos Corporation Structure to provide effective channel-stop in termination areas for trenched power transistors
US5877538A (en) * 1995-06-02 1999-03-02 Silixonix Incorporated Bidirectional trench gated power MOSFET with submerged body bus extending underneath gate trench
US5900349A (en) 1995-06-23 1999-05-04 Hyundai Electronics Industries Co., Ltd. Method for forming fine patterns of semiconductor device
US5946563A (en) 1994-12-19 1999-08-31 Matsushita Electric Industrial Co., Ltd. Semiconductor device and method of manufacturing the same
US5981999A (en) 1999-01-07 1999-11-09 Industrial Technology Research Institute Power trench DMOS with large active cell density
US6031265A (en) 1997-10-16 2000-02-29 Magepower Semiconductor Corp. Enhancing DMOS device ruggedness by reducing transistor parasitic resistance and by inducing breakdown near gate runners and termination area
US6063669A (en) 1996-02-26 2000-05-16 Nec Corporation Manufacturing method of semiconductor memory device having a trench gate electrode
US6413822B2 (en) * 1999-04-22 2002-07-02 Advanced Analogic Technologies, Inc. Super-self-aligned fabrication process of trench-gate DMOS with overlying device layer

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0239438A (en) * 1988-07-28 1990-02-08 Nec Corp Manufacture of semiconductor device
JP2655469B2 (en) * 1993-06-30 1997-09-17 日本電気株式会社 Method for manufacturing semiconductor integrated circuit device
JPH10199859A (en) * 1997-01-08 1998-07-31 Hitachi Ltd Manufacture of semiconductor device
TW322619B (en) * 1997-04-15 1997-12-11 Winbond Electronics Corp The method for forming trench isolation
US6005271A (en) * 1997-11-05 1999-12-21 Magepower Semiconductor Corp. Semiconductor cell array with high packing density
US6228746B1 (en) * 1997-12-18 2001-05-08 Advanced Micro Devices, Inc. Methodology for achieving dual field oxide thicknesses
JP2001345294A (en) * 2000-05-31 2001-12-14 Toshiba Corp Method for fabricating semiconductor device
US6372605B1 (en) * 2000-06-26 2002-04-16 Agere Systems Guardian Corp. Additional etching to decrease polishing time for shallow-trench isolation in semiconductor processing

Patent Citations (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5072266A (en) 1988-12-27 1991-12-10 Siliconix Incorporated Trench DMOS power transistor with field-shaping body profile and three-dimensional geometry
EP0420489A2 (en) 1989-09-27 1991-04-03 AT&T Corp. Compensation of lithographic and etch proximity effects
EP0580213A1 (en) 1992-07-23 1994-01-26 SILICONIX Incorporated High voltage transistor having edge termination utilizing trench technology
US5468982A (en) 1994-06-03 1995-11-21 Siliconix Incorporated Trenched DMOS transistor with channel block at cell trench corners
US5864159A (en) 1994-12-13 1999-01-26 Mitsubishi Denki Kabushiki Kaisha Insulated gate semiconductor device structure to prevent a reduction in breakdown voltage
US5946563A (en) 1994-12-19 1999-08-31 Matsushita Electric Industrial Co., Ltd. Semiconductor device and method of manufacturing the same
EP0726603A2 (en) 1995-02-10 1996-08-14 SILICONIX Incorporated Trenched field effect transistor with PN depletion barrier
US5877538A (en) * 1995-06-02 1999-03-02 Silixonix Incorporated Bidirectional trench gated power MOSFET with submerged body bus extending underneath gate trench
US5900349A (en) 1995-06-23 1999-05-04 Hyundai Electronics Industries Co., Ltd. Method for forming fine patterns of semiconductor device
US6063669A (en) 1996-02-26 2000-05-16 Nec Corporation Manufacturing method of semiconductor memory device having a trench gate electrode
US5847421A (en) 1996-07-15 1998-12-08 Kabushiki Kaisha Toshiba Logic cell having efficient optical proximity effect correction
US5877528A (en) 1997-03-03 1999-03-02 Megamos Corporation Structure to provide effective channel-stop in termination areas for trenched power transistors
US6031265A (en) 1997-10-16 2000-02-29 Magepower Semiconductor Corp. Enhancing DMOS device ruggedness by reducing transistor parasitic resistance and by inducing breakdown near gate runners and termination area
US5981999A (en) 1999-01-07 1999-11-09 Industrial Technology Research Institute Power trench DMOS with large active cell density
US6413822B2 (en) * 1999-04-22 2002-07-02 Advanced Analogic Technologies, Inc. Super-self-aligned fabrication process of trench-gate DMOS with overlying device layer

Non-Patent Citations (14)

* Cited by examiner, † Cited by third party
Title
A. Kornblit et al., "Role of Etch Pattern Fidelity in the Printing of Optical Proximity Corrected Photomasks," Journal of Vaccuum Science Technology, vol. B 13 (6), Nov./Dec. 1995, pp. 2944-2948.
Akio Misaka et al., "A Statistical Gate CD Control Including OPC," Symposium on VLSI Technology Digest of Technical Papers, 1998, pp. 170-171.
Chris A. Mack, "Evaluating Proximity Effects Using 3-D Optical Lithography Simulation," Semiconductor International, Jul. 1996, pp. 237-242.
H. R. Chang et al., IEEE Trans. on Electron Devices, vol. ED-34, No. 11 (1987), pp. 2329-2334.
J. Fung Chen et al., "An OPC Roadmap to 0.14mm Design Rules" SPIE Proceedings, vol. 3236, 1997, pp. 382-396.
J. Fung Chen et al., "Practical I-Line OPC Contact Masks for Sub-0.3 Micron Design Rule Application: Part 1-OPC Design Optimization," Unknown source, pp. 181-201.
J. Fung Chen et al., "Practical Method for Full-Chip Optical Proximity Correction," SPIE Proceedings, vol. 3051, 1997, pp. 790-803.
J. Fung Chen et al., "Practical I-Line OPC Contact Masks for Sub-0.3 Micron Design Rule Application: Part 1—OPC Design Optimization," Unknown source, pp. 181-201.
J. Li et al., "Model-Based Optical Proximity Correction Including Photo-resist Effects," SPIE Proceedings, vol. 3051, 1997, pp. 643-651.
J. Xiao et al., "Process Latitude Considerations of Mask-Plane Proximity Correction in Advanced Optical Lithography," Unknown source, pp. 271-274.
N. Shamma et al., "A Method for Correction of Proximity Effect in Optical Lithography," KTI Microlithography Seminar Interface '91, pp. 145-149.
O. Otto et al., "Automated Optical Proximity Correction-A Rules-Based Approach," SPIE Proceedings, vol. 2197, 1994, pp. 278-293.
O. Otto et al., "Automated Optical Proximity Correction—A Rules-Based Approach," SPIE Proceedings, vol. 2197, 1994, pp. 278-293.
Victor Boksha et al., "Proximity Correction Methodology Using Contemporary Photolithography and Topography Simulators," Unknown source, pp. 282-286,.

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6716709B1 (en) * 2002-12-31 2004-04-06 Texas Instruments Incorporated Transistors formed with grid or island implantation masks to form reduced diffusion-depth regions without additional masks and process steps
US20040152288A1 (en) * 2002-12-31 2004-08-05 Trogolo Joe R. Transistors formed with grid or island implantation masks to form reduced diffusion-depth regions without additional masks and process steps
US6869851B2 (en) * 2002-12-31 2005-03-22 Texas Instruments Incorporated Transistors formed with grid or island implantation masks to form reduced diffusion-depth regions without additional masks and process steps
US20110309464A1 (en) * 2010-06-22 2011-12-22 Toyota Jidosha Kabushiki Kaisha Semiconductor device including cell region and peripheral region having high breakdown voltage structure
US8492867B2 (en) * 2010-06-22 2013-07-23 Denso Corporation Semiconductor device including cell region and peripheral region having high breakdown voltage structure

Also Published As

Publication number Publication date
WO2002007201A3 (en) 2002-04-18
KR100848850B1 (en) 2008-07-29
US6555895B1 (en) 2003-04-29
WO2002007201A2 (en) 2002-01-24
AU2001273526A1 (en) 2002-01-30
US6475884B2 (en) 2002-11-05
EP1303871A2 (en) 2003-04-23
JP2004504719A (en) 2004-02-12
JP4122215B2 (en) 2008-07-23
US20020008281A1 (en) 2002-01-24
KR20070116909A (en) 2007-12-11
KR100829047B1 (en) 2008-05-16
CN1193411C (en) 2005-03-16
TW508694B (en) 2002-11-01
KR20070107188A (en) 2007-11-06
US20020093048A1 (en) 2002-07-18
CN1449573A (en) 2003-10-15
KR20030018050A (en) 2003-03-04

Similar Documents

Publication Publication Date Title
US6576952B2 (en) Trench DMOS structure with peripheral trench with no source regions
KR100680415B1 (en) Method for manufacturing semiconductor device
CN111799261B (en) Semiconductor structure with capacitor connection pad and manufacturing method of capacitor connection pad
US7696570B2 (en) Transistors of semiconductor device having channel region in a channel-portion hole and methods of forming the same
KR20090021765A (en) Semiconductor device having a contact structure and method of fabricating the same
KR100223832B1 (en) Method of manufacturing semiconductor device
KR0149527B1 (en) High voltage transistor & its manufacturing method
KR19980064631A (en) Semiconductor integrated circuit device having dummy pattern for leveling thickness of interlevel insulating structure
US5985711A (en) Method of fabricating semiconductor device
KR20000040447A (en) Method for forming contact of semiconductor device
US11973120B2 (en) Miniaturized transistor structure with controlled dimensions of source/drain and contact-opening and related manufacture method
KR100330716B1 (en) Layout structure of conductive layer pattern in semiconductor device for improving alignment margin between the pattern and contact hole thereunder
KR102720711B1 (en) Miniaturized transistor structure with controlled dimensions of source/drain and contact-opening and related manufacture method
US11972983B2 (en) Miniaturized transistor structure with controlled dimensions of source/drain and contact-opening and related manufacture method
KR100280539B1 (en) Semiconductor device manufacturing method
KR100368321B1 (en) Method of manufacturing a semiconductor device
KR100541697B1 (en) DRAM cell transistor manufacturing method
KR100702129B1 (en) Mask layer pattern for cell halo implantation and method of cell halo implanting using the same
KR20240156581A (en) Miniaturized transistor structure with controlled dimensions of source/drain and contact-opening and related manufacture method
KR950000853B1 (en) Fabricating method of semiconductor device
KR20210158760A (en) Miniaturized transistor structure with controlled dimensions of source/drain and contact-opening and related manufacture method
JPH10303297A (en) Semiconductor device and its fabrication method
KR100304947B1 (en) Semiconductor memory device and fabrication method thereof
US20040012069A1 (en) Semiconductor device and manufacturing method for the same
KR980012661A (en) Method of manufacturing semiconductor device

Legal Events

Date Code Title Description
STCF Information on status: patent grant

Free format text: PATENTED CASE

FPAY Fee payment

Year of fee payment: 4

FPAY Fee payment

Year of fee payment: 8

REMI Maintenance fee reminder mailed
FPAY Fee payment

Year of fee payment: 12

SULP Surcharge for late payment

Year of fee payment: 11