US6436738B1 - Silicide agglomeration poly fuse device - Google Patents
Silicide agglomeration poly fuse device Download PDFInfo
- Publication number
- US6436738B1 US6436738B1 US09/933,962 US93396201A US6436738B1 US 6436738 B1 US6436738 B1 US 6436738B1 US 93396201 A US93396201 A US 93396201A US 6436738 B1 US6436738 B1 US 6436738B1
- Authority
- US
- United States
- Prior art keywords
- resistance
- layer
- doped
- silicide
- silicide layer
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
- H01L23/525—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body with adaptable interconnections
- H01L23/5256—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body with adaptable interconnections comprising fuses, i.e. connections having their state changed from conductive to non-conductive
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
Definitions
- the present invention relates generally to semiconductor fabrication and more specifically to fusible link devices.
- Fusible link devices (fuses) disposed on integrated circuit (IC) semiconductor substrates provide discretionary electrical connections and permit permanent information to be stored or permanent connections on the integrated circuit after it is manufactured.
- Conventional undoped fuses have larger and unstable pre-program issues while fully doped fuses have smaller post-program resistance issues.
- U.S. Pat. No. 5,708,291 to Bohr et al. describes a fusible link device including a silicide layer over a polysilicon layer.
- Another object of an embodiment of the present invention is to provide an improved fusible link device.
- a fusible link device comprises a poly layer having a center undoped portion and two doped end portions.
- the center undoped portion having a first resistance and the two doped end portions each having a second resistance that is lower than the first resistance.
- a silicide layer is formed over the poly layer with the silicide layer having a third resistance lower than the second resistance.
- the silicide layer agglomerating to form an electrical discontinuity within a discontinuity area in response to a predetermined programming potential being applied across the silicide layer, such that the resistance of the fusible link device can be selectively increased.
- the agglomeration of the silicide layer occurring over the center undoped portion of the poly layer.
- Contacts are electrically coupled to the two doped poly layer end portions for receiving the programming potential.
- FIGS. 1 to 4 schematically illustrate the side view of the structure common to the first and second embodiments of the present invention.
- FIG. 5 schematically illustrates a plan view of the first embodiment fuse device of the present invention taken along line 5 — 5 of FIG. 4 .
- FIG. 6 schematically illustrates a plan view of the second embodiment fuse device of the present invention taken along line 6 — 6 of FIG. 4 .
- the first and second embodiments of the fusible link device (fuse) of the present includes a silicide layer formed over a polysilicon (poly) layer and has a first unprogrammed resistance.
- the fuse is selectively doped using a special N+ or P+ implant layout to dope the poly layer on either side of, and spaced apart from, the silicide agglomeration area.
- the portion of the poly layer within the silicide agglomeration area is undoped. Doped and undoped poly layer portions are combined for optimal performance.
- a predetermined programming potential is then applied across the silicide layer which agglomerates at the silicide agglomeration area to form an electrical discontinuity such that the resistance of the fusible link device can be selectively increased to a second programmed resistance.
- the doped and undoped areas used in the embodiments of the present invention take advantage of the advantages of doped N+/P+ fuses (i.e. smaller and better pre-programmed resistance) and undoped intrinsic poly fuses (i.e. larger post-programmed resistance) while avoiding their drawbacks.
- FIGS. 1 to 4 are common to both the FIG. 5 plan view of the more preferred first embodiment fuse device 100 and the FIG. 6 plan view of the preferred second embodiment fuse device 102 .
- FIG. 1 illustrates a side view common to the first and second embodiments of silicide agglomeration fuse devices 100 , 102 , respectively, of the present invention.
- FIG. 5, taken along line 5 — 5 of FIG. 4 illustrates the first, more preferred embodiment silicide agglomeration fuse device 100 that concentrates the current gradient
- FIG. 6, taken along line 6 — 6 of FIG. 4 illustrates the second embodiment silicide agglomeration fuse device 102 that does not concentrate the current gradient.
- the fuse devices 100 , 102 includes silicide layer 16 over polysilicon (poly) layer 14 and is disposed over a semiconductor substrate 10 and is usually part of a larger integrated circuit device.
- Silicide layer 16 may be comprised of a wide range of silicides such as CoSi 2 , TiSi x or NiSi y .
- Silicide layer 16 has a sheet resistance of preferably from about 2 to 10 ohms per square, and more preferably from about 3 to 7 ohms per square.
- Poly layer 14 has a thickness of preferably from about 1000 to 4000 ⁇ and more preferably from about 1500 to 2000 ⁇ for the first embodiment fuse device 100 and a thickness of preferably from about 1000 to 4000 ⁇ and more preferably from about 1500 to 2000 ⁇ for the second embodiment fuse device 102 .
- silicide layer 16 and poly layer 14 are formed by the same processing steps used to produce the polysilicon and silicide gate layers of other devices on the integrated circuit device.
- Optional oxide layer 12 may be formed between the fuse device 100 , 102 .
- Optional oxide layer 12 has a thickness of preferably from about 3000 to 4000 ⁇ for the first embodiment fuse device 100 and a thickness of preferably from about 3000 to 4000 ⁇ for the second embodiment fuse device 102 .
- Fuse devices 100 , 102 include silicide discontinuity area 18 (not necessarily shown to scale in the Figs.), within fuse region 19 , that indicates the area where silicide layer 16 will agglomerate and form a discontinuity during programming which significantly increases the resistance of the fuse devices 100 , 102 from about 100 ohm to about 1000 ohm, for example.
- This increase in resistance is caused because, before programming, the resistance of the fuse devices 100 , 102 is determined by the lower resistance of the continuous silicide layer 16 (the path of least resistance), while after programming the resistance of the fuse devices 100 , 102 is determined by the much higher resistance of the selectively doped poly layer 14 .
- discontinuity area 18 , and subsequently discontinuity 36 will be generally located within region A, B, respectively.
- poly layer 14 is selectively doped using a special N+ or P+ implant layout to dope poly layer 14 on either side of, and spaced apart from at 24 , the silicide discontinuity area 18 .
- One side of the silicide agglomeration fuse devices 100 , 102 may be N+ doped with the other respective sides being P+ doped.
- mask 20 is formed over silicide layer 16 masking silicide discontinuity area 18 and extending on either side of silicide discontinuity area 18 by from about 1000 to 10,000 ⁇ and more preferably from about 0.1 to 0.3 ⁇ m for the first embodiment fuse device 100 ; and from about 1000 to 10,000 ⁇ and more preferably from about 0.1 to 0.3 ⁇ m for the second embodiment fuse device 102 .
- Mask 20 may comprise patterned photoresist (PR) as shown in FIG. 2, for example.
- N+ or P+ ions are then implanted as at 22 into poly layer 14 to form doped poly layer portions 26 , 28 on either side of silicide discontinuity area 18 and spaced apart form discontinuity area 18 by a distance 24 , leaving undoped poly layer portion 29 .
- the distance 24 by which the doped poly layer portions 26 , 28 are separated from the silicide discontinuity area 18 is determined by: (1) the post-program resistance; (2) the process tolerance; and (3) the programming tolerance.
- the doped poly layer portions 26 , 28 may extend into the fuse region 19 .
- N+ or P+ ions are implanted to a concentration of preferably from about 1E15 to 8E15 atoms/cm 3 and more preferably from about 3E15 to 6E15 atoms/cm 3 for the first embodiment fuse device 100 , and from about 1E15 to 8E15 atoms/cm 3 and more preferably from about 3E15 to 6E15 atoms/cm 3 for the second embodiment fuse device 102 .
- the selective N+/P+ doping of poly layer 14 achieves a sheet resistance of preferably from about 150 to 250 ohms per square, and from about 1000 to 10,000 ohms per square for the undoped poly layer 14 ′.
- the N+ or P+ doping may be accomplished before formation of silicide layer 16 over poly layer 14 in which case mask 20 is formed over poly layer 14 .
- contacts 30 , 32 are then formed over the structure and in electrically communication with silicide layer 16 .
- the contacts 30 may be formed before the N+ or P+ doping of poly layer 14 .
- Contacts 30 , 32 are preferably formed of tungsten (W), aluminum (Al) or copper (Cu) and are more preferably comprised of tungsten (W).
- the number of contacts 30 , 32 may vary.
- the nine contacts 30 , 32 shown in FIGS. 5 and 6 are for illustrative purposes only.
- Fuse devices 100 , 102 are programmed after completing the process and after the functionality is tested. Which fuses should be programmed is based upon certain algorithms. The programming could be performed by function testers or other devices however the programming should be done by electrical programming.
- a programming potential is applied across contacts 30 , 32 to cause current to flow form one end of the fuse device 100 , 102 to the other through the silicide layer 16 .
- This current causes the silicide layer 16 to heat up and the silicide itself to agglomerate as indicated at 34 within silicide discontinuity region 18 .
- a discontinuity 36 is thus formed in silicide layer 16 with silicide discontinuity region 18 .
- undoped poly layer portion 29 provides an even greater increased post-program resistance than if that portion 29 comprised doped poly.
- a maximum increase in pre-programmed resistance:post-programmed resistance of the fuse devices 100 , 102 may be achieved.
- the increase in the pre-programmed resistance:post-programmed resistance of the fuse devices 100 , 102 may be adjusted/fine tuned by adjusting the distance 24 between the silicide discontinuity area 18 and the doped poly layer portions 26 , 28 .
- FIG. 5 is taken along line 5 — 5 of FIG. 4 and illustrates a plan view of the more preferred first embodiment fuse device 100 that concentrates the current gradient due to tapered transitional region 104 .
- the geometry of the transition region 104 between the contacts 30 , 32 and the fuse region 19 contributes to the low programming voltage by focusing the current density flowing through the fuse device 102 into the fuse region 19 .
- the programming potential may be a low as preferably from about 0.5 to 2 volts and is more preferably about 1 volts.
- FIG. 6 is taken along line 6 — 6 of FIG. 4 and illustrates a plan view of the preferred second embodiment fuse device 102 that does not concentrate the current gradient.
- the programming potential may be a low as preferably from about 0.5 to 2 volts and is more preferably about 1 volts.
- the present invention will provide smaller and better control pre-program resistance.
Abstract
A fusible link device and a method of making same. The fusible link device comprising a poly layer having a center undoped portion and two doped end portions. The center undoped portion having a first resistance and the two doped end portions each having a second resistance that is lower than the first resistance. A silicide layer is formed over the poly layer with the silicide layer having a third resistance lower than the second resistance. The silicide layer agglomerating to form an electrical discontinuity within a discontinuity area in response to a predetermined programming potential being applied across the silicide layer, such that the resistance of the fusible link device can be selectively increased. The agglomeration of the silicide layer occurring over the center undoped portion of the poly layer. Contacts are electrically coupled to the two doped poly layer end portions for receiving the programming potential.
Description
The present invention relates generally to semiconductor fabrication and more specifically to fusible link devices.
Fusible link devices (fuses) disposed on integrated circuit (IC) semiconductor substrates provide discretionary electrical connections and permit permanent information to be stored or permanent connections on the integrated circuit after it is manufactured. Conventional undoped fuses have larger and unstable pre-program issues while fully doped fuses have smaller post-program resistance issues.
U.S. Pat. No. 5,708,291 to Bohr et al. describes a fusible link device including a silicide layer over a polysilicon layer.
U.S. Pat. No. 5,814,876 to Peyre-Lavigne et al. describes a doped poly fuse.
U.S. Pat. No. 5,625,219 to Takagi describes a process for fabricating an ion implanted (I/I) anti-fuse.
U.S. Pat. No. 5,793,094 to Sanchez et al. describes a doped poly anti-fuse.
Accordingly, it is an object of an embodiment of the present invention to provide an improved method of fabricating a fusible link device.
Another object of an embodiment of the present invention is to provide an improved fusible link device.
Other objects will appear hereinafter.
It has now been discovered that the above and other objects of the present invention may be accomplished in the following manner. Specifically, a fusible link device comprises a poly layer having a center undoped portion and two doped end portions. The center undoped portion having a first resistance and the two doped end portions each having a second resistance that is lower than the first resistance. A silicide layer is formed over the poly layer with the silicide layer having a third resistance lower than the second resistance. The silicide layer agglomerating to form an electrical discontinuity within a discontinuity area in response to a predetermined programming potential being applied across the silicide layer, such that the resistance of the fusible link device can be selectively increased. The agglomeration of the silicide layer occurring over the center undoped portion of the poly layer. Contacts are electrically coupled to the two doped poly layer end portions for receiving the programming potential.
The present invention will be more clearly understood from the following description taken in conjunction with the accompanying drawings in which like reference numerals designate similar or corresponding elements, regions and portions and in which:
FIGS. 1 to 4 schematically illustrate the side view of the structure common to the first and second embodiments of the present invention.
FIG. 5 schematically illustrates a plan view of the first embodiment fuse device of the present invention taken along line 5—5 of FIG. 4.
FIG. 6 schematically illustrates a plan view of the second embodiment fuse device of the present invention taken along line 6—6 of FIG. 4.
Unless otherwise specified, all structures, layers, steps, methods, etc. may be formed or accomplished by conventional steps or methods known in the prior art.
The first and second embodiments of the fusible link device (fuse) of the present includes a silicide layer formed over a polysilicon (poly) layer and has a first unprogrammed resistance. The fuse is selectively doped using a special N+ or P+ implant layout to dope the poly layer on either side of, and spaced apart from, the silicide agglomeration area. The portion of the poly layer within the silicide agglomeration area is undoped. Doped and undoped poly layer portions are combined for optimal performance.
A predetermined programming potential is then applied across the silicide layer which agglomerates at the silicide agglomeration area to form an electrical discontinuity such that the resistance of the fusible link device can be selectively increased to a second programmed resistance. The doped and undoped areas used in the embodiments of the present invention take advantage of the advantages of doped N+/P+ fuses (i.e. smaller and better pre-programmed resistance) and undoped intrinsic poly fuses (i.e. larger post-programmed resistance) while avoiding their drawbacks.
One skilled in the art will recognize that the side views of FIGS. 1 to 4 are common to both the FIG. 5 plan view of the more preferred first embodiment fuse device 100 and the FIG. 6 plan view of the preferred second embodiment fuse device 102.
Initial Structure
FIG. 1 illustrates a side view common to the first and second embodiments of silicide agglomeration fuse devices 100, 102, respectively, of the present invention. FIG. 5, taken along line 5—5 of FIG. 4, illustrates the first, more preferred embodiment silicide agglomeration fuse device 100 that concentrates the current gradient, while FIG. 6, taken along line 6—6 of FIG. 4, illustrates the second embodiment silicide agglomeration fuse device 102 that does not concentrate the current gradient.
The fuse devices 100, 102 includes silicide layer 16 over polysilicon (poly) layer 14 and is disposed over a semiconductor substrate 10 and is usually part of a larger integrated circuit device. Silicide layer 16 may be comprised of a wide range of silicides such as CoSi2, TiSix or NiSiy. Silicide layer 16 has a sheet resistance of preferably from about 2 to 10 ohms per square, and more preferably from about 3 to 7 ohms per square.
Optionally, silicide layer 16 and poly layer 14 are formed by the same processing steps used to produce the polysilicon and silicide gate layers of other devices on the integrated circuit device.
An optional oxide layer 12 may be formed between the fuse device 100, 102. Optional oxide layer 12 has a thickness of preferably from about 3000 to 4000 Å for the first embodiment fuse device 100 and a thickness of preferably from about 3000 to 4000 Å for the second embodiment fuse device 102.
Key Step of the Invention—Selective Implantation of N+/P+
In a key step of the invention and as shown in FIG. 2, poly layer 14 is selectively doped using a special N+ or P+ implant layout to dope poly layer 14 on either side of, and spaced apart from at 24, the silicide discontinuity area 18. One side of the silicide agglomeration fuse devices 100, 102 may be N+ doped with the other respective sides being P+ doped.
For example and as shown in FIG. 2, mask 20 is formed over silicide layer 16 masking silicide discontinuity area 18 and extending on either side of silicide discontinuity area 18 by from about 1000 to 10,000 Å and more preferably from about 0.1 to 0.3 μm for the first embodiment fuse device 100; and from about 1000 to 10,000 Å and more preferably from about 0.1 to 0.3 μm for the second embodiment fuse device 102. Mask 20 may comprise patterned photoresist (PR) as shown in FIG. 2, for example.
N+ or P+ ions are then implanted as at 22 into poly layer 14 to form doped poly layer portions 26, 28 on either side of silicide discontinuity area 18 and spaced apart form discontinuity area 18 by a distance 24, leaving undoped poly layer portion 29. The distance 24 by which the doped poly layer portions 26, 28 are separated from the silicide discontinuity area 18 is determined by: (1) the post-program resistance; (2) the process tolerance; and (3) the programming tolerance. The doped poly layer portions 26, 28 may extend into the fuse region 19.
N+ or P+ ions are implanted to a concentration of preferably from about 1E15 to 8E15 atoms/cm3 and more preferably from about 3E15 to 6E15 atoms/cm3 for the first embodiment fuse device 100, and from about 1E15 to 8E15 atoms/cm3 and more preferably from about 3E15 to 6E15 atoms/cm3 for the second embodiment fuse device 102.
The selective N+/P+ doping of poly layer 14 achieves a sheet resistance of preferably from about 150 to 250 ohms per square, and from about 1000 to 10,000 ohms per square for the undoped poly layer 14′.
Optionally, the N+ or P+ doping may be accomplished before formation of silicide layer 16 over poly layer 14 in which case mask 20 is formed over poly layer 14.
Formation of Contacts 30
As shown in FIG. 3, contacts 30, 32 are then formed over the structure and in electrically communication with silicide layer 16. The contacts 30 may be formed before the N+ or P+ doping of poly layer 14. Contacts 30, 32 are preferably formed of tungsten (W), aluminum (Al) or copper (Cu) and are more preferably comprised of tungsten (W).
The number of contacts 30, 32 may vary. The nine contacts 30, 32 shown in FIGS. 5 and 6 are for illustrative purposes only.
Programming of Fuse Devices 100, 102
As shown in FIG. 4, a programming potential is applied across contacts 30, 32 to cause current to flow form one end of the fuse device 100, 102 to the other through the silicide layer 16. This current causes the silicide layer 16 to heat up and the silicide itself to agglomerate as indicated at 34 within silicide discontinuity region 18. A discontinuity 36 is thus formed in silicide layer 16 with silicide discontinuity region 18. As discussed above, this markedly increases the resistance of the fuse devices 100, 102 as any current applied across contacts 30, 32 must now pass through undoped poly layer portion 29.
As noted above, undoped poly layer portion 29 provides an even greater increased post-program resistance than if that portion 29 comprised doped poly. Further, by spacing doped poly layer portions 26, 28 apart from silicide discontinuity area 18 in accordance with the present invention, a maximum increase in pre-programmed resistance:post-programmed resistance of the fuse devices 100, 102 may be achieved. The increase in the pre-programmed resistance:post-programmed resistance of the fuse devices 100, 102 may be adjusted/fine tuned by adjusting the distance 24 between the silicide discontinuity area 18 and the doped poly layer portions 26, 28.
FIG. 5 is taken along line 5—5 of FIG. 4 and illustrates a plan view of the more preferred first embodiment fuse device 100 that concentrates the current gradient due to tapered transitional region 104. The geometry of the transition region 104 between the contacts 30, 32 and the fuse region 19 contributes to the low programming voltage by focusing the current density flowing through the fuse device 102 into the fuse region 19.
The programming potential may be a low as preferably from about 0.5 to 2 volts and is more preferably about 1 volts.
FIG. 6 is taken along line 6—6 of FIG. 4 and illustrates a plan view of the preferred second embodiment fuse device 102 that does not concentrate the current gradient.
The programming potential may be a low as preferably from about 0.5 to 2 volts and is more preferably about 1 volts.
The present invention will provide smaller and better control pre-program resistance.
While particular embodiments of the present invention have been illustrated and described, it is not intended to limit the invention, except as defined by the following claims.
Claims (11)
1. A method of fabricating a fusible link device, comprising the steps of:
providing a polysilicon layer having a center undoped portion and two doped end portions; the center undoped portion having a first resistance and the two doped end portions each having a second resistance that is lower than the first resistance;
forming a silicide layer over the polysilicon layer, the silicide layer having a third resistance lower than the second resistance; the silicide layer agglomerating to form an electrical discontinuity within a discontinuity area in response to a predetermined programming potential being applied across the silicide layer, such that the resistance of the fusible link device can be selectively increased; the agglomeration of the silicide layer occurring over the center undoped portion of the poly layer; the silicide layer being comprised of a material selected from the group consisting of CoSi2, TiSix, and NiSiy; and
forming contacts electrically coupled to the two doped polysilicon layer end portions for receiving the programming potential.
2. The method of claim 1 , wherein the two doped polysilicon layer end portions being doped with a dopant selected from the group consisting of As, B and P.
3. The method of claim 1 , wherein the two doped polysilicon layer end portions are each doped with an N+ dopant or a P+ dopant.
4. The method of claim 1 , wherein the silicide layer is comprised of CoSi2.
5. The method of claim 1 , wherein polysilicon layer is from about 1000 to 4000 Å thick.
6. The method of claim 1 , wherein polysilicon layer is from about 1500 to 2000 Å thick.
7. The method of claim 1 , wherein the fusible link device is formed over an oxide layer.
8. The method of claim 1 , wherein the fusible link device is formed over an oxide layer having a thickness of from about 3000 to 4000 Å.
9. The method of claim 1 , wherein the programming potential is from about 0.5 to 2 volts.
10. The method of claim 1 , wherein the programming potential is about 1 volt.
11. The method of claim 1 , wherein the fusible link device includes a tapered transitional region to concentrate a current gradient induced by the predetermined programming potential.
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/933,962 US6436738B1 (en) | 2001-08-22 | 2001-08-22 | Silicide agglomeration poly fuse device |
US10/188,592 US6507087B1 (en) | 2001-08-22 | 2002-07-03 | Silicide agglomeration poly fuse device |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/933,962 US6436738B1 (en) | 2001-08-22 | 2001-08-22 | Silicide agglomeration poly fuse device |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/188,592 Division US6507087B1 (en) | 2001-08-22 | 2002-07-03 | Silicide agglomeration poly fuse device |
Publications (1)
Publication Number | Publication Date |
---|---|
US6436738B1 true US6436738B1 (en) | 2002-08-20 |
Family
ID=25464723
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/933,962 Expired - Lifetime US6436738B1 (en) | 2001-08-22 | 2001-08-22 | Silicide agglomeration poly fuse device |
US10/188,592 Expired - Lifetime US6507087B1 (en) | 2001-08-22 | 2002-07-03 | Silicide agglomeration poly fuse device |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/188,592 Expired - Lifetime US6507087B1 (en) | 2001-08-22 | 2002-07-03 | Silicide agglomeration poly fuse device |
Country Status (1)
Country | Link |
---|---|
US (2) | US6436738B1 (en) |
Cited By (22)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6507087B1 (en) * | 2001-08-22 | 2003-01-14 | Taiwan Semiconductor Manufacturing Company | Silicide agglomeration poly fuse device |
US20040056325A1 (en) * | 2001-08-03 | 2004-03-25 | Chandrasekharan Kothandaraman | Optically and electrically programmable silicided polysilicon fuse device |
DE10260818A1 (en) * | 2002-12-23 | 2004-07-15 | Infineon Technologies Ag | Process and circuit to adjust a resistance in an integrated circuit for fuses and antifuses passes a programming current suitable for the desired adjustment |
US6806107B1 (en) | 2003-05-08 | 2004-10-19 | Taiwan Semiconductor Manufacturing Company, Ltd. | Electrical fuse element test structure and method |
US20050185441A1 (en) * | 2004-02-23 | 2005-08-25 | Taiwan Semiconductor Manufacturing Company, Ltd. | Programmable MOS device formed by stressing polycrystalline silicon |
US20050189977A1 (en) * | 2004-03-01 | 2005-09-01 | Chung-Hui Chen | Double-edge-trigger flip-flop |
US20050207211A1 (en) * | 2004-03-17 | 2005-09-22 | Taiwan Semiconductor Manufacturing Company, Ltd. | Programmable MOS device formed by hot carrier effect |
US20050206362A1 (en) * | 2004-03-19 | 2005-09-22 | Chung-Hui Chen | Low-voltage bandgap reference circuit |
US20050218475A1 (en) * | 2004-03-22 | 2005-10-06 | Taiwan Semiconductor Manufacturing Co., Ltd. | Low power fuse structure and method for making the same |
US20050225913A1 (en) * | 2004-02-12 | 2005-10-13 | Dell Products L.P. | Progressive impedance connector |
US20060163734A1 (en) * | 2005-01-24 | 2006-07-27 | Taiwan Semiconductor Manufacturing Company, Ltd. | Fuse structure and method for making the same |
US20090141533A1 (en) * | 2007-11-29 | 2009-06-04 | International Business Machines Corporation | Metal gate compatible electrical antifuse |
US20100090751A1 (en) * | 2008-04-21 | 2010-04-15 | Hsin-Li Cheng | Electrical Fuse Structure and Method |
US20110101493A1 (en) * | 2009-10-30 | 2011-05-05 | Taiwan Semiconductor Manufacturing Company, Ltd. | Electrical Fuse Structure and Method of Formation |
CN101170099B (en) * | 2007-11-30 | 2012-03-28 | 上海宏力半导体制造有限公司 | Multicrystalline silicon compounds electric fuse silk part |
US8174091B2 (en) | 2004-06-29 | 2012-05-08 | Taiwan Semiconductor Manufacturing Co., Ltd. | Fuse structure |
US20130105895A1 (en) * | 2011-10-27 | 2013-05-02 | Taiwan Semiconductor Manufacturing Company, Ltd. | Fin-like field effect transistor (finfet) based, metal-semiconductor alloy fuse device and method of manufacturing same |
CN104425446A (en) * | 2013-08-20 | 2015-03-18 | 中芯国际集成电路制造(上海)有限公司 | Fuse structure and using method thereof |
US9324448B2 (en) * | 2014-03-25 | 2016-04-26 | Semiconductor Components Industries, Llc | Fuse element programming circuit and method |
US9548178B2 (en) | 2014-12-15 | 2017-01-17 | United Microelectronics Corp. | Fuse structure and monitoring method thereof |
US9741658B2 (en) | 2009-10-30 | 2017-08-22 | Taiwan Semiconductor Manufacturing Company, Ltd. | Electrical fuse structure and method of formation |
US11309244B2 (en) | 2009-10-30 | 2022-04-19 | Taiwan Semiconductor Manufacturing Co., Ltd. | Electrical fuse structure and method of formation |
Families Citing this family (18)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20050087836A1 (en) * | 2003-10-22 | 2005-04-28 | Taiwan Semiconductor Manufacturing Co. | Electrically programmable polysilicon fuse with multiple level resistance and programming |
US7106164B2 (en) * | 2003-12-03 | 2006-09-12 | International Business Machines Corporation | Apparatus and method for electronic fuse with improved ESD tolerance |
US20050127475A1 (en) * | 2003-12-03 | 2005-06-16 | International Business Machines Corporation | Apparatus and method for electronic fuse with improved esd tolerance |
US7323761B2 (en) * | 2004-11-12 | 2008-01-29 | International Business Machines Corporation | Antifuse structure having an integrated heating element |
US7242072B2 (en) * | 2004-11-23 | 2007-07-10 | International Business Machines Corporation | Electrically programmable fuse for silicon-on-insulator (SOI) technology |
DE102004060367A1 (en) * | 2004-12-15 | 2006-06-29 | Infineon Technologies Ag | Chip component has semiconductor body, element which can be switched and arranged in subarea of semiconductor body, integrated switching to take out a configuration from two configurations and also housing which surrounds semiconductor body |
US7759226B1 (en) * | 2005-08-30 | 2010-07-20 | Altera Corporation | Electrical fuse with sacrificial contact |
US20070262413A1 (en) * | 2006-05-11 | 2007-11-15 | Booth Roger A Jr | E-fuse and method for fabricating e-fuses integrating polysilicon resistor masks |
US7851885B2 (en) * | 2007-03-07 | 2010-12-14 | International Business Machines Corporation | Methods and systems involving electrically programmable fuses |
US20080277756A1 (en) * | 2007-05-09 | 2008-11-13 | Freescale Semiconductor, Inc. | Electronic device and method for operating a memory circuit |
US20090040006A1 (en) * | 2007-08-08 | 2009-02-12 | International Business Machines Corporation | Electrical fuse with enhanced programming current divergence |
US7550323B2 (en) * | 2007-08-08 | 2009-06-23 | International Business Machines Corporation | Electrical fuse with a thinned fuselink middle portion |
US7838963B2 (en) * | 2007-10-26 | 2010-11-23 | International Business Machines Corporation | Electrical fuse having a fully silicided fuselink and enhanced flux divergence |
US7785979B2 (en) * | 2008-07-15 | 2010-08-31 | International Business Machines Corporation | Integrated circuits comprising resistors having different sheet resistances and methods of fabricating the same |
US7960809B2 (en) * | 2009-01-16 | 2011-06-14 | International Business Machines Corporation | eFuse with partial SiGe layer and design structure therefor |
US9892221B2 (en) | 2009-02-20 | 2018-02-13 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method and system of generating a layout including a fuse layout pattern |
US20100213569A1 (en) * | 2009-02-20 | 2010-08-26 | Taiwan Semiconductor Manufacturing Company, Ltd. | Integrated circuits having fuses and systems thereof |
JP2011216240A (en) * | 2010-03-31 | 2011-10-27 | Oki Semiconductor Co Ltd | Current fuse, semiconductor device, and method of blowing the current fuse |
Citations (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5585663A (en) * | 1994-06-10 | 1996-12-17 | International Business Machines Corporation | Self cooling electrically programmable fuse |
US5625219A (en) | 1993-04-15 | 1997-04-29 | Kabushiki Kaisha Toshiba | Programmable semiconductor device using anti-fuse elements with floating electrode |
US5708291A (en) | 1995-09-29 | 1998-01-13 | Intel Corporation | Silicide agglomeration fuse device |
US5783467A (en) * | 1995-12-29 | 1998-07-21 | Vlsi Technology, Inc. | Method of making antifuse structures using implantation of both neutral and dopant species |
US5793094A (en) | 1995-12-28 | 1998-08-11 | Vlsi Technology, Inc. | Methods for fabricating anti-fuse structures |
US5814876A (en) | 1994-08-10 | 1998-09-29 | Motorola, Inc. | Semiconductor fuse devices |
US5854510A (en) * | 1996-12-27 | 1998-12-29 | Vlsi Technology, Inc. | Low power programmable fuse structures |
US6368902B1 (en) * | 2000-05-30 | 2002-04-09 | International Business Machines Corporation | Enhanced efuses by the local degradation of the fuse link |
Family Cites Families (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6323534B1 (en) * | 1999-04-16 | 2001-11-27 | Micron Technology, Inc. | Fuse for use in a semiconductor device |
US6436738B1 (en) * | 2001-08-22 | 2002-08-20 | Taiwan Semiconductor Manufacturing Company | Silicide agglomeration poly fuse device |
-
2001
- 2001-08-22 US US09/933,962 patent/US6436738B1/en not_active Expired - Lifetime
-
2002
- 2002-07-03 US US10/188,592 patent/US6507087B1/en not_active Expired - Lifetime
Patent Citations (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5625219A (en) | 1993-04-15 | 1997-04-29 | Kabushiki Kaisha Toshiba | Programmable semiconductor device using anti-fuse elements with floating electrode |
US5585663A (en) * | 1994-06-10 | 1996-12-17 | International Business Machines Corporation | Self cooling electrically programmable fuse |
US5814876A (en) | 1994-08-10 | 1998-09-29 | Motorola, Inc. | Semiconductor fuse devices |
US5708291A (en) | 1995-09-29 | 1998-01-13 | Intel Corporation | Silicide agglomeration fuse device |
US5793094A (en) | 1995-12-28 | 1998-08-11 | Vlsi Technology, Inc. | Methods for fabricating anti-fuse structures |
US5783467A (en) * | 1995-12-29 | 1998-07-21 | Vlsi Technology, Inc. | Method of making antifuse structures using implantation of both neutral and dopant species |
US5821558A (en) * | 1995-12-29 | 1998-10-13 | Vlsi Technology, Inc. | Antifuse structures |
US5854510A (en) * | 1996-12-27 | 1998-12-29 | Vlsi Technology, Inc. | Low power programmable fuse structures |
US5882998A (en) * | 1996-12-27 | 1999-03-16 | Vlsi Technology, Inc. | Low power programmable fuse structures and methods for making the same |
US6368902B1 (en) * | 2000-05-30 | 2002-04-09 | International Business Machines Corporation | Enhanced efuses by the local degradation of the fuse link |
Cited By (44)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20040056325A1 (en) * | 2001-08-03 | 2004-03-25 | Chandrasekharan Kothandaraman | Optically and electrically programmable silicided polysilicon fuse device |
US7029955B2 (en) | 2001-08-03 | 2006-04-18 | Infineon Technologies Ag | Optically and electrically programmable silicided polysilicon fuse device |
US6507087B1 (en) * | 2001-08-22 | 2003-01-14 | Taiwan Semiconductor Manufacturing Company | Silicide agglomeration poly fuse device |
US20050196909A1 (en) * | 2002-12-23 | 2005-09-08 | Florian Schamberger | Method and circuit for adjusting a resistance in an integrated circuit |
DE10260818A1 (en) * | 2002-12-23 | 2004-07-15 | Infineon Technologies Ag | Process and circuit to adjust a resistance in an integrated circuit for fuses and antifuses passes a programming current suitable for the desired adjustment |
DE10260818B4 (en) * | 2002-12-23 | 2015-07-23 | Infineon Technologies Ag | Method of adjusting resistance in an integrated circuit and circuit design |
US7054180B2 (en) | 2002-12-23 | 2006-05-30 | Infineon Technologies Ag | Method and circuit for adjusting a resistance in an integrated circuit |
US20040224431A1 (en) * | 2003-05-08 | 2004-11-11 | Shien-Yang Wu | Electrical fuse element test structure and method |
US6806107B1 (en) | 2003-05-08 | 2004-10-19 | Taiwan Semiconductor Manufacturing Company, Ltd. | Electrical fuse element test structure and method |
US20050225913A1 (en) * | 2004-02-12 | 2005-10-13 | Dell Products L.P. | Progressive impedance connector |
US20050185441A1 (en) * | 2004-02-23 | 2005-08-25 | Taiwan Semiconductor Manufacturing Company, Ltd. | Programmable MOS device formed by stressing polycrystalline silicon |
US7079412B2 (en) | 2004-02-23 | 2006-07-18 | Taiwan Semiconductor Manufacturing Co., Ltd. | Programmable MOS device formed by stressing polycrystalline silicon |
US20050189977A1 (en) * | 2004-03-01 | 2005-09-01 | Chung-Hui Chen | Double-edge-trigger flip-flop |
US20050207211A1 (en) * | 2004-03-17 | 2005-09-22 | Taiwan Semiconductor Manufacturing Company, Ltd. | Programmable MOS device formed by hot carrier effect |
US7054216B2 (en) | 2004-03-17 | 2006-05-30 | Taiwan Semiconductor Manufacturing Co., Ltd. | Programmable MOS device formed by hot carrier effect |
US20050206362A1 (en) * | 2004-03-19 | 2005-09-22 | Chung-Hui Chen | Low-voltage bandgap reference circuit |
US7122998B2 (en) | 2004-03-19 | 2006-10-17 | Taiwan Semiconductor Manufacturing Company | Current summing low-voltage band gap reference circuit |
US20050218475A1 (en) * | 2004-03-22 | 2005-10-06 | Taiwan Semiconductor Manufacturing Co., Ltd. | Low power fuse structure and method for making the same |
US7109564B2 (en) | 2004-03-22 | 2006-09-19 | Taiwan Semiconductor Manufacturing Company, Ltd. | Low power fuse structure and method of making the same |
US9099467B2 (en) | 2004-06-29 | 2015-08-04 | Taiwan Semiconductor Manufacturing Company, Ltd. | E-fuse structure design in electrical programmable redundancy for embedded memory circuit |
US8174091B2 (en) | 2004-06-29 | 2012-05-08 | Taiwan Semiconductor Manufacturing Co., Ltd. | Fuse structure |
US8629050B2 (en) | 2004-06-29 | 2014-01-14 | Taiwan Semiconductor Manufacturing Company, Ltd. | E-fuse structure design in electrical programmable redundancy for embedded memory circuit |
US20060163734A1 (en) * | 2005-01-24 | 2006-07-27 | Taiwan Semiconductor Manufacturing Company, Ltd. | Fuse structure and method for making the same |
US20090141533A1 (en) * | 2007-11-29 | 2009-06-04 | International Business Machines Corporation | Metal gate compatible electrical antifuse |
US8004060B2 (en) * | 2007-11-29 | 2011-08-23 | International Business Machines Corporation | Metal gate compatible electrical antifuse |
CN101170099B (en) * | 2007-11-30 | 2012-03-28 | 上海宏力半导体制造有限公司 | Multicrystalline silicon compounds electric fuse silk part |
US20100090751A1 (en) * | 2008-04-21 | 2010-04-15 | Hsin-Li Cheng | Electrical Fuse Structure and Method |
US20110101493A1 (en) * | 2009-10-30 | 2011-05-05 | Taiwan Semiconductor Manufacturing Company, Ltd. | Electrical Fuse Structure and Method of Formation |
US11410925B2 (en) | 2009-10-30 | 2022-08-09 | Taiwan Semiconductor Manufacturing Company, Ltd. | Electrical fuse structure and method of formation |
US8686536B2 (en) | 2009-10-30 | 2014-04-01 | Taiwan Semiconductor Manufacturing Company, Ltd. | Electrical fuse structure and method of formation |
US11309244B2 (en) | 2009-10-30 | 2022-04-19 | Taiwan Semiconductor Manufacturing Co., Ltd. | Electrical fuse structure and method of formation |
US9865536B2 (en) | 2009-10-30 | 2018-01-09 | Taiwan Semiconductor Manufacturing Company, Ltd. | Electrical fuse structure and method of formation |
US9741658B2 (en) | 2009-10-30 | 2017-08-22 | Taiwan Semiconductor Manufacturing Company, Ltd. | Electrical fuse structure and method of formation |
US8969999B2 (en) * | 2011-10-27 | 2015-03-03 | Taiwan Semiconductor Manufacturing Company, Ltd. | Fin-like field effect transistor (FinFET) based, metal-semiconductor alloy fuse device and method of manufacturing same |
US20150179524A1 (en) * | 2011-10-27 | 2015-06-25 | Taiwan Semiconductor Manufacturing Company, Ltd. | Fin-Like Field Effect Transistor (FINFET) Based, Metal-Semiconductor Alloy Fuse Device And Method Of Manufacturing Same |
US9881837B2 (en) * | 2011-10-27 | 2018-01-30 | Taiwan Semiconductor Manufacturing Company, Ltd. | Fin-like field effect transistor (FinFET) based, metal-semiconductor alloy fuse device and method of manufacturing same |
KR101381492B1 (en) * | 2011-10-27 | 2014-04-04 | 타이완 세미콘덕터 매뉴팩쳐링 컴퍼니 리미티드 | Fin-like field effect transistor (finfet) based, metal-semiconductor alloy fuse device and method of manufacturing same |
US20130105895A1 (en) * | 2011-10-27 | 2013-05-02 | Taiwan Semiconductor Manufacturing Company, Ltd. | Fin-like field effect transistor (finfet) based, metal-semiconductor alloy fuse device and method of manufacturing same |
CN104425446B (en) * | 2013-08-20 | 2017-12-29 | 中芯国际集成电路制造(上海)有限公司 | Electric fuse structure and its application method |
CN104425446A (en) * | 2013-08-20 | 2015-03-18 | 中芯国际集成电路制造(上海)有限公司 | Fuse structure and using method thereof |
US9324448B2 (en) * | 2014-03-25 | 2016-04-26 | Semiconductor Components Industries, Llc | Fuse element programming circuit and method |
US9793002B2 (en) | 2014-03-25 | 2017-10-17 | Semiconductor Components Industries, Llc | Fuse element programming circuit and method |
US10340020B2 (en) | 2014-03-25 | 2019-07-02 | Semiconductor Components Industries, Llc | Fuse element programming circuit and method |
US9548178B2 (en) | 2014-12-15 | 2017-01-17 | United Microelectronics Corp. | Fuse structure and monitoring method thereof |
Also Published As
Publication number | Publication date |
---|---|
US6507087B1 (en) | 2003-01-14 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6436738B1 (en) | Silicide agglomeration poly fuse device | |
US6433404B1 (en) | Electrical fuses for semiconductor devices | |
US7242072B2 (en) | Electrically programmable fuse for silicon-on-insulator (SOI) technology | |
US6337507B1 (en) | Silicide agglomeration fuse device with notches to enhance programmability | |
US20060220174A1 (en) | E-Fuse and anti-E-Fuse device structures and methods | |
US20080029843A1 (en) | E-Fuse and Method for Fabricating E-Fuses Integrating Polysilicon Resistor Masks | |
EP1479106B1 (en) | Fuse structure programming by electromigration of silicide enhanced by creating temperature gradient | |
US8004059B2 (en) | eFuse containing SiGe stack | |
KR100694644B1 (en) | Programmable semiconductor electronic fuses | |
US6323535B1 (en) | Electrical fuses employing reverse biasing to enhance programming | |
US9219040B2 (en) | Integrated circuit with semiconductor fin fuse | |
US7960809B2 (en) | eFuse with partial SiGe layer and design structure therefor | |
US8796739B2 (en) | Ballasted polycrystalline fuse | |
US5572062A (en) | Antifuse with silicon spacers | |
US6031275A (en) | Antifuse with a silicide layer overlying a diffusion region | |
US7205631B2 (en) | Poly-silicon stringer fuse | |
EP0445317A1 (en) | Semiconductor device with a fusible link and method of making a fusible link on a semiconductor substrate | |
US7109564B2 (en) | Low power fuse structure and method of making the same | |
US20040038458A1 (en) | Semiconductor fuses, semiconductor devices containing the same, and methods of making and using the same | |
JPH079942B2 (en) | Method of connecting a conductor to a doped region of a substrate of an integrated circuit by a laser, and an integrated circuit obtained by implementing the method | |
JP3012011B2 (en) | Method for manufacturing semiconductor device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, TAIWAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:YU, TA LEE;REEL/FRAME:012128/0468 Effective date: 20010801 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
FPAY | Fee payment |
Year of fee payment: 8 |
|
FPAY | Fee payment |
Year of fee payment: 12 |