US6427157B1 - Fir filter structure with time- varying coefficients and filtering method for digital data scaling - Google Patents

Fir filter structure with time- varying coefficients and filtering method for digital data scaling Download PDF

Info

Publication number
US6427157B1
US6427157B1 US09/363,799 US36379999A US6427157B1 US 6427157 B1 US6427157 B1 US 6427157B1 US 36379999 A US36379999 A US 36379999A US 6427157 B1 US6427157 B1 US 6427157B1
Authority
US
United States
Prior art keywords
coupled
multiplier
input
output
coefficients
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
US09/363,799
Other languages
English (en)
Inventor
Jennifer H. Webb
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Texas Instruments Inc
Original Assignee
Texas Instruments Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Texas Instruments Inc filed Critical Texas Instruments Inc
Priority to US09/363,799 priority Critical patent/US6427157B1/en
Assigned to TEXAS INSTRUMENTS INCORPORATED reassignment TEXAS INSTRUMENTS INCORPORATED ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: WEBB, JENNIFER H.
Application granted granted Critical
Publication of US6427157B1 publication Critical patent/US6427157B1/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03H—IMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS; RESONATORS
    • H03H17/00—Networks using digital techniques
    • H03H17/02—Frequency selective networks
    • H03H17/06—Non-recursive filters
    • H03H17/0621—Non-recursive filters with input-sampling frequency and output-delivery frequency which differ, e.g. extrapolation; Anti-aliasing
    • H03H17/0635—Non-recursive filters with input-sampling frequency and output-delivery frequency which differ, e.g. extrapolation; Anti-aliasing characterized by the ratio between the input-sampling and output-delivery frequencies
    • H03H17/0685—Non-recursive filters with input-sampling frequency and output-delivery frequency which differ, e.g. extrapolation; Anti-aliasing characterized by the ratio between the input-sampling and output-delivery frequencies the ratio being rational
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03H—IMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS; RESONATORS
    • H03H17/00—Networks using digital techniques
    • H03H17/02—Frequency selective networks
    • H03H17/0248—Filters characterised by a particular frequency response or filtering method
    • H03H17/0264—Filter sets with mutual related characteristics
    • H03H17/0273—Polyphase filters
    • H03H17/0275—Polyphase filters comprising non-recursive filters
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03H—IMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS; RESONATORS
    • H03H17/00—Networks using digital techniques
    • H03H17/02—Frequency selective networks
    • H03H17/0294—Variable filters; Programmable filters
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03H—IMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS; RESONATORS
    • H03H17/00—Networks using digital techniques
    • H03H17/02—Frequency selective networks
    • H03H17/06—Non-recursive filters

Definitions

  • This invention relates generally to digital signal filter processing (DSP) and, particularly, relates to an apparatus and method for implementing digital interpolation and decimation having an improved finite impulse response (FIR) filter structure with time-varying coefficients.
  • DSP digital signal filter processing
  • FIR finite impulse response
  • sampling rate conversion by a fractional amount(U/D)
  • U also known as interpolation
  • D also known as decimation
  • U integer factor
  • decimation Given two-dimensional data, interpolation and decimation requires buffering rows of data, in order to access vertically adjacent samples not stored in contiguous memory locations.
  • Interpolation useful for raster imaging, requires large amounts of computer memory to store data in compressed form and to enlarge this data for display due to the buffering of input data.
  • prior art digital resampling techniques using decimation often require large amounts of computer memory to store digital input samples.
  • buffering input data imposes a high cost and size penalty on manufacturers of low-end, compact devices with small displays.
  • buffering the output imposes a high cost on performance speed in high-end, wide-screen displays, requiring optimum speed rather than lower buffering requirements.
  • FIR filter structures with time-varying coefficients to enlarge and reduce the received image.
  • Proakis and Manolakis describe such digital resampling techniques in “Introduction to Digital Signal Processing,” pages 654-671 (1988). These FIR structures, operating at the output rate, compute each output sample as a linear combination of each input sample. The weight of each input sample varies according to its proximity to the output sample.
  • the digital signal processor requires a high processing clock rate to interface with the incoming data stream. As a result, there exists an increase in hardware and, thus, cost.
  • the output rate is relatively high, increasing the probability of a processing bottleneck.
  • the amount of memory required to buffer the input can be excessive, increasing the cost and size of the apparatus. Therefore, the FIR filter implementation is complex in design and expensive.
  • Crochiere et al. describe a prior art single-stage interpolator-decimator circuit in U.S. Pat. No. 4,020,332 entitled INTERPOLATION-DECIMATION CIRCUIT FOR INCREASING OR DECREASING DIGITAL SAMPLING FREQUENCY, which is hereby incorporated by reference. Although Crochiere et al. has demonstrated that single stage or multistage interpolation and decimation result in computational efficiency, this prior art has not provided an interpolation or decimation circuit that can be realized by a simple circuit structure.
  • An improved FIR filter structure has time-varying coefficients for converting the sampling rate of a digital input signal by a fractional amount that eliminates input signal sample buffering and, thereby, reduces hardware requirements during a decimation operation and relieves the processing bottleneck during an interpolation operation, increasing the speed of the device.
  • the filter design includes a multiplier, a memory, a sequencer, an accumulator, and an output buffer.
  • the multiplier having first and second input terminals for supplying an output signal that is the product of the signals applied to the first and second input terminal is coupled to the memory that stores L sets of coefficients g i (n).
  • the sequencer for sequentially transferring each coefficient set g i (n) to the first multiplier input terminal and the input signal to the second multiplier input terminal is coupled to the multiplier and the memory.
  • the output buffer is coupled to the accumulator for storing the accumulated output sample y(n).
  • the proposed structure operates at the input data rate and requires buffering of the output data.
  • the filtering apparatus distributes the multi-bit digital input signal among the affected output samples, multiplying each input sample by the associated coefficients.
  • the multiplier output is accumulated, forming partial sums to derive an associated output sample, rather than computing a weighted sum at the output data rate for each output sample as in the conventional FIR filtering scheme.
  • buffering the output significantly reduces hardware and memory requirements during a decimation operation.
  • the speed of the apparatus increases, in light of a marginal increase in hardware requirement.
  • FIG. 5 is a physical implementation of FIG. 3 .
  • FIG. 1 is a functional block diagram of a conventional rational factor, sampling rate conversion system.
  • FIG. 2 is a block diagram of a prior art digital signal device having FIR structure with time-varying coefficient filtering.
  • FIG. 3 is a block diagram of an digital signal device having FIR structure with time-varying coefficient filtering in accordance with this invention.
  • FIG. 4 is an embodiment of a prior art single-stage interpolator-decimator circuit.
  • FIG. 5 is an embodiment of a single-stage interpolator-decimator circuit, a physical implementation of FIG. 3 .
  • FIG. 6 is a block diagram of a multi-stage digital signal device having FIR structure with time-varying coefficient filtering in accordance with this invention.
  • FIG. 7 is a block diagram of another embodiment of a multi-stage digital signal device having FIR structure with time-varying coefficient filtering in accordance with this invention.
  • An image resampling apparatus and method of the invention is based upon an improved implementation of a known technique for sampling rate conversion by an arbitrary rational factor. (i.e. U/D, U and D being integers).
  • the conventional approach employs interpolation followed by decimation. More particularly, upsampling by inserting zero-valued samples followed by decimation.
  • Conventional systems employ FIR filters with time-varying coefficients, to avoid unnecessary multiplication by the inserted zero values and to avoid computation of output samples that are eliminated through downsampling.
  • the apparatus is transposed, eliminating input signal sample buffering and, thereby, reducing conventional hardware requirements for downscaling. This novel implementation reduces the buffer requirement during a decimation operation and relieves the processing bottleneck during an interpolation operation, increasing the speed of the device.
  • FIG. 1 shows a general block diagram of a conventional rational factor, sampling rate conversion system. Such a system is described in “Interpolation and Decimation of Digital Signals—A tutorial Review,” Crochiere and Rabiner, Proceedings of the IEEE, March 1981, pp. 300-331.
  • the input signal x(n) appearing at input 1 is coupled to a sampling rate expander 2 that up-samples the input signal by a factor of U.
  • the output of sampling rate expander 2 is coupled via lead 3 and carries an up-sampled signal designated w(k) that is input to a low pass finite impulse response filter 4 having an impulse response h(k).
  • the output of the filter 4 is a filtered signal v(k) on lead 5 that is input to a sampling rate compressor 6 that down-samples the signal v(k) by a factor of D to produce at output 7 the scaled signal y(m).
  • the input signal, x(n) with discrete Fourier transform X(e j ⁇ ), is up-sampled by a factor of U by inserting U ⁇ 1 zeros between each pair of values of x(n).
  • W(e j ⁇ ) contains the original baseband information of X(e j ⁇ ) along with “images” of the baseband information at integer multiples of plus or minus 2 ⁇ /U.
  • the up-sampled signal w(k) is then passed through a low pass filter with impulse response h(k) and frequency response H(e j ⁇ )
  • the purpose of this filter is to interpolate the zero samples of w(k) removing the “image” spectra and to band limit (according to the Nyquist criterion) prior to decimation by a factor of D.
  • the filter is required to be implemented with finite impulse response structures with time-varying coefficients.
  • V(e j ⁇ ) the discrete Fourier transform of the filtered signal v(k), is related to the input signal by
  • V ( e j ⁇ ) X ( e jU ⁇ ) H ( e j ⁇ )
  • ⁇ u ⁇ denotes the closest integer less than or equal to u
  • (i) ⁇ U denotes the value of i modulo U.
  • time-varying unit sample response g m (n) can be expressed as
  • gm ( n ) h ( nU+mD ⁇ U ), for all m and all n
  • FIG. 2 depicts the conventional FIR filter structure 5 having periodically varying filter coefficients for changing the sampling rate of an applied signal by the factor U/D.
  • the plurality of stages 10 , 12 , and 14 is coupled to the associated one of the plurality of sample-and-hold devices 16 , 18 , 20 and 22 .
  • the plurality of multipliers 24 , 26 , 28 , and 30 is coupled to the associated coefficients g j (k) and the plurality of sample-and-hold devices 16 , 18 , 20 and 22 .
  • the plurality of accumulators 32 , 34 , and 36 is coupled to the plurality of multipliers 24 , 26 , 28 , and 30 .
  • the sample at the input to each one of the plurality of sample-and-hold devices 16 , 18 , 20 and 22 is held until the next input sample arrives and then discarded.
  • both the input and output sampling times coincide i.e., when mD/U is an integer
  • the input to the associated one of the plurality of sample-and-hold devices 16 , 18 , 20 and 22 is changed first and then the output samples the new input.
  • the Q outputs from the Q sample-and-hold devices 16 , 18 , 20 and 22 are multiplied by the periodically time-varying coefficients
  • FIG. 3 illustrates an embodiment of a FIR filter structure 38 with periodically varying filter coefficients in accordance with the invention.
  • the FIR filter structure includes an input terminal 40 .
  • the input terminal is connected to the input leads 41 , 42 , 43 and 44 .
  • the input leads 41 , 42 , 43 and 44 and plurality of leads 45 , 46 , 47 , and 48 are coupled to a plurality of multipliers 50 , 52 , 54 , and 56 , having a plurality of output leads 57 , 58 , 59 and 60 , respectively.
  • the output lead 60 is coupled to first stage 67 of a shift register having a plurality of stages 67 , 70 , and 73 operating at the output rate of U/DF x .
  • the plurality of output leads 57 , 58 , and 59 are coupled to a plurality of accumulators 62 , 64 , and 66 .
  • the output terminal 68 of stage 67 is coupled to the accumulator 66 having an output lead 69 .
  • the output lead 69 is coupled to the stage 70 having an output lead 71 .
  • the output lead 71 is coupled to accumulator 64 having an output lead 72 .
  • the output lead 72 is coupled to stage 73 of the shift register having an output lead 74 .
  • the output lead 74 is coupled to accumulator 62 having an output lead 75 , for supplying the resultant signal y(n).
  • the input signal x(k) is multiplied by the periodically time-varying coefficients g(L ⁇ 1, k).
  • the plurality of associated accumulators 62 , 64 and 66 receive the resulting products.
  • the plurality of multipliers and accumulator operate at the input rate F x .
  • the shift register of a plurality of stages 67 , 70 and 73 has a time delay of D/U and operates at the sampling rate U/DF x .
  • both the input and output sampling times coincide, i.e. when mD/U is an integer
  • the multiply and accumulate occur first and then the results are shifted. Otherwise, the result of the addition is stored back in the same shift register stage without shifting.
  • the resulting products are shifted and stored at the sampling rate U/DF x . Note that for U>D, consecutive shifts may occur without an addition occurring in between. For D>U, multiple additions may occur between consecutive shifts. Accumulator 62 sums the shifted products and the resulting products to yield y
  • the novel implementation results in a transformed filter structure with time-varying coefficients.
  • ⁇ n ⁇ denotes the closest integer greater than or equal to n
  • (n) ⁇ D denotes the value of n modulo D.
  • FIG. 4 depicts an embodiment of a prior art single-stage interpolator-decimator circuit described in U.S. Pat. No. 4,020,332 entitled INTERPOLATION-DECIMATION CIRCUIT FOR INCREASING OR DECREASING DIGITAL SAMPLING FREQUENCY.
  • This circuit 72 includes an input 80 , a buffer memory 82 , a memory 96 , a shift register 84 , a control 94 , a multiplier 86 , a accumulator 90 , and an output 102 .
  • Input 80 is coupled to buffer memory 82 .
  • Buffer memory 82 is coupled to control 94 and shift register 84 .
  • Shift register 84 is coupled to multiplier 86 .
  • Multiplier 86 having a plurality of multiplier blocks 87 , 88 and 89 is coupled to accumulator 90 having a plurality of accumulator blocks 91 and 92 . Additionally, multiplier 86 is coupled to memory 96 having a plurality of coefficient blocks 97 , 98 , and 99 .
  • the operation of the circuit 72 can be best understood by assuming that a particular output sample y(n ⁇ 1) has just been determined and the circuit 72 is starting the sequence to determine the output sample y(n). At the beginning of such a sequence, signal samples that arrived during the calculation of y(n ⁇ 1) are contained in buffer memory 82 , which may be any conventional memory circuit of suitable capacity.
  • control 94 includes the number of input samples that are contained in buffer memory 82 and must be loaded into shift register 84 for each calculation sequence. In addition, control 94 determines when to connect the input of shift register 84 to buffer memory 82 . The control 94 initiates the calculation sequence by transferring the data stored in buffer memory 82 into shift register 84 . The control 94 signals the buffer memory 82 to transfer data samples to shift register 84 . For instance if the buffer memory 82 contains two-dimensional image samples, the control 94 may signal the buffer memory 82 to transfer noncontiguous data samples corresponding to a vertical column of pixel values.
  • control 94 points to the storage location of the proper coefficient block 97 , 98 and 99 at the conclusion of a calculation sequence. Regardless of which output sample is being calculated, shift register 84 contains the proper input samples in an ordered sequence. During the calculation of each output sample y(n), control 94 sequentially shifts each input sample and each associated coefficient block 97 , 98 and 99 to each associated multiplier block 87 , 88 and 89 .
  • the clock pulse of control 94 is divided by U to control shift register 84 at rate F x .
  • FIG. 5 depicts a physical implementation of FIG. 3 .
  • the circuit 110 includes an input lead 120 , a memory 144 , a buffer memory 138 , a shift register 134 , a sequencer 140 , a multiplier 122 , a accumulator 128 , and an output 142 .
  • Input lead 120 is coupled to multiplier 122 having a plurality of multiplier blocks 123 , 124 and 125 .
  • Memory 128 having a plurality of time-varying coefficient blocks 129 , 130 and 131 is coupled to multiplier 122 .
  • Multiplier 122 is coupled to accumulator 132 having a plurality of accumulator blocks 133 , 134 and 135 .
  • Multiplier blocks 123 , 124 and 125 are coupled to associated accumulator blocks 133 , 134 and 135 .
  • Accumulator 132 is coupled to shift register 136 .
  • Shift register 136 is coupled to buffer memory 137 .
  • Shift register 136 , memory 128 and buffer memory 137 are coupled to sequencer 140 having an input terminal 142 .
  • Buffer memory 137 is coupled to output 138 .
  • the operation of the circuit 110 can be best understood by assuming that a particular input sample x(n ⁇ 1) has just been processed and the circuit 110 is starting the sequence to process the input sample x(n).
  • the shift register 136 contains partial sums for a plurality of output samples.
  • multiplier 122 receives the input signal.
  • control 140 shifts each coefficient from coefficient blocks 129 , 130 , and 131 to each associated multiplier block 123 , 124 , and 125 .
  • Associated accumulator blocks 133 , 134 and 135 receive each associated product where the samples are added.
  • Shift register 136 receives the updated partial sums.
  • sequencer 140 includes data defining the capacity of buffer memory 137 .
  • sequencer 140 determines when to connect shift register 136 to buffer memory 137 .
  • the sequencer 140 signals the shift register to transfer data samples to buffer memory 137 when all terms of a partial sum have been accumulated to determine an output sample. If the buffer memory 137 contains two-dimensional image output samples, the sequencer may transfer data from the shift register 136 to noncontiguous buffer memory, corresponding to a vertical column of pixel values.
  • the sequencer 140 points to the storage location of the proper coefficient blocks 129 , 130 , and 131 at the conclusion of a calculation sequence.
  • the clock pulse of sequencer 140 is divided by U to control multiplication of coefficients at rate F x .
  • decimating/interpolating filter 110 may be more clearly seen by reference to two examples, a five to six interpolation and a four to three decimation.
  • N 15.
  • Multiplier 122 includes Q multiply units, accumulator 132 includes Q accumulate units, and shift register 136 includes Q stages.
  • x t denote the input 120 at time t, in units of the control clock 1/(U F x ).
  • s t (n) denote the nth stage of the shift register at time t.
  • Stage s t ( 0 ) is coupled to the buffer memory 137 .
  • Multiplier 122 includes Q multiply units, accumulator 132 includes Q accumulate units, and shift register 136 includes Q stages.
  • x t denote the input 120 at time t, in units of the control clock 1/(U F x ).
  • s t (n) denote the nth stage of the shift register at time t.
  • Stage s t ( 0 ) is coupled to the buffer memory 137 .
  • FIG. 6 illustrates an example of a multistage embodiment of the invention which uses the sampling rate conversion apparatus of FIG. 3 coupled to the sampling rate conversion apparatus of FIG. 2 to realize a narrow-band FIR filter.
  • a signal must be scaled by a ratio of 15/77
  • one stage may scale the signal by 3/7, followed by a second stage which scales the signal by 5/11.
  • an FIR filter must have a cutoff frequency of ⁇ divided by the larger of the numerator or the denominator, this example would provide for a cutoff frequency of ⁇ /77 which requires a very narrow band filter. Accordingly, this type of filter would require a large number of coefficients.
  • Multistage sampling provides a means to reduce the coefficient storage apparatus required in the filter.
  • the same sampling clock may be used in both stages to control shift registers 67 , 70 , 73 , 10 , 12 , and 14 or the stages may operate independent of one another.
  • FIG. 7 illustrates an example of a multistage embodiment of the invention which uses the sampling rate conversion apparatus of FIG. 2 coupled to the sampling rate conversion apparatus of FIG. 3 .
  • each multiplier 24 , 26 , 28 , 30 , 50 , 52 , 54 , and 56 and adder 32 , 34 , 36 , 62 , 64 , and 66 will operate at the same rate.
  • the DSP will be able to operate more efficiently if all computation is performed at the same rate.
  • bottlenecks in the pipeline are reduced if all computations are performed at the same rate.
  • Another multistage embodiment (not shown) of the present invention may include the coupling of n-stages of the sampling rate conversion apparatus of FIG. 3 in accordance with our invention together to realize a narrow-band FIR filter.
US09/363,799 1998-07-31 1999-07-29 Fir filter structure with time- varying coefficients and filtering method for digital data scaling Expired - Lifetime US6427157B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US09/363,799 US6427157B1 (en) 1998-07-31 1999-07-29 Fir filter structure with time- varying coefficients and filtering method for digital data scaling

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US9485898P 1998-07-31 1998-07-31
US09/363,799 US6427157B1 (en) 1998-07-31 1999-07-29 Fir filter structure with time- varying coefficients and filtering method for digital data scaling

Publications (1)

Publication Number Publication Date
US6427157B1 true US6427157B1 (en) 2002-07-30

Family

ID=22247601

Family Applications (1)

Application Number Title Priority Date Filing Date
US09/363,799 Expired - Lifetime US6427157B1 (en) 1998-07-31 1999-07-29 Fir filter structure with time- varying coefficients and filtering method for digital data scaling

Country Status (2)

Country Link
US (1) US6427157B1 (fr)
EP (1) EP0977360A3 (fr)

Cited By (62)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20020056135A1 (en) * 2000-03-06 2002-05-09 Alok Sharma Transceiver channel bank with reduced connector density
US20030055855A1 (en) * 2001-01-11 2003-03-20 Silicon Valley Group, Inc. Method and system for efficient and accurate filtering and interpolation
WO2005006549A2 (fr) * 2003-06-30 2005-01-20 Intel Corporation Conversion de vitesse d'echantillonage rationnelle
US20050128493A1 (en) * 2003-08-19 2005-06-16 Sony Corporation Memory controller, memory control method, rate conversion apparatus, rate conversion method, image-signal-processing apparatus, image-signal-processing method, and program for executing each of those methods
KR100500879B1 (ko) * 2003-05-26 2005-07-18 한국전자통신연구원 멀티비트 입력 1:4 인터폴레이션 ｆｉｒ 필터와 이를이용한 ｑａｍ 변조 장치
US7099907B1 (en) * 1999-11-04 2006-08-29 Nec Corp. Fir filter and ramp-up/-down control circuit using the same
US20060250758A1 (en) * 2000-03-06 2006-11-09 Juniper Networks, Inc. Enhanced cmts for reliability, availability, and serviceability
US20070050835A1 (en) * 2000-03-06 2007-03-01 Juniper Networks, Inc. Enhanced fiber nodes with cmts capability
WO2007056623A2 (fr) * 2005-11-07 2007-05-18 Kolorific, Inc. Procede et systeme pour grossissement et reduction d'image numerique
US20080151984A1 (en) * 2006-01-24 2008-06-26 Gerhard Uwe Schmidt Sampling Rate Conversion System
US20080279274A1 (en) * 2007-05-08 2008-11-13 Freescale Semiconductor, Inc. Circuit and method for generating fixed point vector dot product and matrix vector values
US20090083354A1 (en) * 2007-09-26 2009-03-26 Intersil Americas Inc. Methods and systems for compression, storage, and generation of digital filter coefficients
US20100278449A1 (en) * 2009-04-30 2010-11-04 Roman Gitlin Method for streamlined implementation of interpolation in multiple dimensions
US7949699B1 (en) * 2007-08-30 2011-05-24 Altera Corporation Implementation of decimation filter in integrated circuit device using ram-based data storage
US20110131265A1 (en) * 2009-11-30 2011-06-02 Ross Video Limited Electronic hardware resource management in video processing
US8041759B1 (en) 2006-02-09 2011-10-18 Altera Corporation Specialized processing block for programmable logic device
GB2487361A (en) * 2011-01-17 2012-07-25 Sony Corp A digital interpolating FIR filter using fewer multipliers
US8266198B2 (en) 2006-02-09 2012-09-11 Altera Corporation Specialized processing block for programmable logic device
US8266199B2 (en) 2006-02-09 2012-09-11 Altera Corporation Specialized processing block for programmable logic device
US8301681B1 (en) 2006-02-09 2012-10-30 Altera Corporation Specialized processing block for programmable logic device
US8307023B1 (en) 2008-10-10 2012-11-06 Altera Corporation DSP block for implementing large multiplier on a programmable integrated circuit device
US8386553B1 (en) 2006-12-05 2013-02-26 Altera Corporation Large multiplier for programmable logic device
US8386550B1 (en) 2006-09-20 2013-02-26 Altera Corporation Method for configuring a finite impulse response filter in a programmable logic device
US8396914B1 (en) 2009-09-11 2013-03-12 Altera Corporation Matrix decomposition in an integrated circuit device
US8412756B1 (en) 2009-09-11 2013-04-02 Altera Corporation Multi-operand floating point operations in a programmable integrated circuit device
US8468192B1 (en) 2009-03-03 2013-06-18 Altera Corporation Implementing multipliers in a programmable integrated circuit device
US8484265B1 (en) 2010-03-04 2013-07-09 Altera Corporation Angular range reduction in an integrated circuit device
US8510354B1 (en) 2010-03-12 2013-08-13 Altera Corporation Calculation of trigonometric functions in an integrated circuit device
US8539014B2 (en) 2010-03-25 2013-09-17 Altera Corporation Solving linear matrices in an integrated circuit device
US8539016B1 (en) 2010-02-09 2013-09-17 Altera Corporation QR decomposition in an integrated circuit device
US8543634B1 (en) 2012-03-30 2013-09-24 Altera Corporation Specialized processing block for programmable integrated circuit device
US8577951B1 (en) 2010-08-19 2013-11-05 Altera Corporation Matrix operations in an integrated circuit device
US8589463B2 (en) 2010-06-25 2013-11-19 Altera Corporation Calculation of trigonometric functions in an integrated circuit device
US8601044B2 (en) 2010-03-02 2013-12-03 Altera Corporation Discrete Fourier Transform in an integrated circuit device
US8620980B1 (en) 2005-09-27 2013-12-31 Altera Corporation Programmable device with specialized multiplier blocks
US8645449B1 (en) 2009-03-03 2014-02-04 Altera Corporation Combined floating point adder and subtractor
US8645451B2 (en) 2011-03-10 2014-02-04 Altera Corporation Double-clocked specialized processing block in an integrated circuit device
US8645450B1 (en) 2007-03-02 2014-02-04 Altera Corporation Multiplier-accumulator circuitry and methods
US8650236B1 (en) 2009-08-04 2014-02-11 Altera Corporation High-rate interpolation or decimation filter in integrated circuit device
US8650231B1 (en) 2007-01-22 2014-02-11 Altera Corporation Configuring floating point operations in a programmable device
US8706790B1 (en) 2009-03-03 2014-04-22 Altera Corporation Implementing mixed-precision floating-point operations in a programmable integrated circuit device
US8762443B1 (en) 2011-11-15 2014-06-24 Altera Corporation Matrix operations in an integrated circuit device
US8788562B2 (en) 2006-12-05 2014-07-22 Altera Corporation Large multiplier for programmable logic device
US8812576B1 (en) 2011-09-12 2014-08-19 Altera Corporation QR decomposition in an integrated circuit device
US20140240256A1 (en) * 2013-02-25 2014-08-28 Ki-Duk Kim Digital filter, touch sense device including the digital filter, and method for performing the digital filtering
US8862650B2 (en) 2010-06-25 2014-10-14 Altera Corporation Calculation of trigonometric functions in an integrated circuit device
US8949298B1 (en) 2011-09-16 2015-02-03 Altera Corporation Computing floating-point polynomials in an integrated circuit device
US8959137B1 (en) 2008-02-20 2015-02-17 Altera Corporation Implementing large multipliers in a programmable integrated circuit device
US8996600B1 (en) 2012-08-03 2015-03-31 Altera Corporation Specialized processing block for implementing floating-point multiplier with subnormal operation support
US9053045B1 (en) 2011-09-16 2015-06-09 Altera Corporation Computing floating-point polynomials in an integrated circuit device
US9098435B1 (en) 2006-09-28 2015-08-04 L-3 Communciations Corp. Finite impulse response filter with parallel input
US9098332B1 (en) 2012-06-01 2015-08-04 Altera Corporation Specialized processing block with fixed- and floating-point structures
US9189200B1 (en) 2013-03-14 2015-11-17 Altera Corporation Multiple-precision processing block in a programmable integrated circuit device
US9207909B1 (en) 2012-11-26 2015-12-08 Altera Corporation Polynomial calculations optimized for programmable integrated circuit device structures
US9348795B1 (en) 2013-07-03 2016-05-24 Altera Corporation Programmable device using fixed and configurable logic to implement floating-point rounding
US9560465B2 (en) 2014-10-03 2017-01-31 Dts, Inc. Digital audio filters for variable sample rates
US9600278B1 (en) 2011-05-09 2017-03-21 Altera Corporation Programmable device using fixed and configurable logic to implement recursive trees
US9684488B2 (en) 2015-03-26 2017-06-20 Altera Corporation Combined adder and pre-adder for high-radix multiplier circuit
US9837988B1 (en) 2015-03-26 2017-12-05 Altera Corporation Dynamically adjustable decimation filter circuitry
US10942706B2 (en) 2017-05-05 2021-03-09 Intel Corporation Implementation of floating-point trigonometric functions in an integrated circuit device
US11346941B2 (en) * 2019-03-26 2022-05-31 Texas Instruments Incorporated Shaped ultrasonic transmission and echo processing with coding
TWI768504B (zh) * 2020-10-12 2022-06-21 瑞昱半導體股份有限公司 濾波器電路與信號處理方法

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101919706B (zh) * 2009-06-12 2014-05-07 深圳迈瑞生物医疗电子股份有限公司 抽取滤波的方法及装置

Citations (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4020332A (en) 1975-09-24 1977-04-26 Bell Telephone Laboratories, Incorporated Interpolation-decimation circuit for increasing or decreasing digital sampling frequency
US4725972A (en) 1983-07-14 1988-02-16 Ant Nachrichtentechnik Gmbh Method and apparatus for the transmission of time discrete signals between systems operating at different sampling rates
US5339264A (en) * 1992-07-27 1994-08-16 Tektronix, Inc. Symmetric transposed FIR digital filter
US5410616A (en) 1992-05-28 1995-04-25 Unisys Corporation Loop-up table image scaling for rational factors
US5594675A (en) * 1994-07-14 1997-01-14 Industrial Technology Research Institute Reduced signal processing requirement sample and hold linear phase interpolative fir filter
US5838725A (en) * 1996-12-06 1998-11-17 U.S. Philips Corporation Floating point digital transversal filter
US5907295A (en) * 1997-08-04 1999-05-25 Neomagic Corp. Audio sample-rate conversion using a linear-interpolation stage with a multi-tap low-pass filter requiring reduced coefficient storage
US6057789A (en) * 1998-10-29 2000-05-02 Neomagic Corp. Re-synchronization of independently-clocked audio streams by dynamically switching among 3 ratios for sampling-rate-conversion

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3395182B2 (ja) * 1993-03-23 2003-04-07 ソニー株式会社 レートコンバータ及び撮像装置
US6430287B1 (en) * 1997-03-25 2002-08-06 Level One Communications, Inc. Combined parallel adaptive equalizer/echo canceller

Patent Citations (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4020332A (en) 1975-09-24 1977-04-26 Bell Telephone Laboratories, Incorporated Interpolation-decimation circuit for increasing or decreasing digital sampling frequency
US4725972A (en) 1983-07-14 1988-02-16 Ant Nachrichtentechnik Gmbh Method and apparatus for the transmission of time discrete signals between systems operating at different sampling rates
US5410616A (en) 1992-05-28 1995-04-25 Unisys Corporation Loop-up table image scaling for rational factors
US5339264A (en) * 1992-07-27 1994-08-16 Tektronix, Inc. Symmetric transposed FIR digital filter
US5594675A (en) * 1994-07-14 1997-01-14 Industrial Technology Research Institute Reduced signal processing requirement sample and hold linear phase interpolative fir filter
US5838725A (en) * 1996-12-06 1998-11-17 U.S. Philips Corporation Floating point digital transversal filter
US5907295A (en) * 1997-08-04 1999-05-25 Neomagic Corp. Audio sample-rate conversion using a linear-interpolation stage with a multi-tap low-pass filter requiring reduced coefficient storage
US6057789A (en) * 1998-10-29 2000-05-02 Neomagic Corp. Re-synchronization of independently-clocked audio streams by dynamically switching among 3 ratios for sampling-rate-conversion

Non-Patent Citations (2)

* Cited by examiner, † Cited by third party
Title
Decimination and Interpolation; J. G. Proakis et al.; Introduction to Digital Signal Processing; pp. 654-671, 1988.
Interpolation and Decimation of Digital Signals-A Tutorial Review; Ronald E. Crochiere et al.; Proceedings of the IEEE, vol. 69, No. 3, Mar. 1981; pp. 300-326.

Cited By (88)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7099907B1 (en) * 1999-11-04 2006-08-29 Nec Corp. Fir filter and ramp-up/-down control circuit using the same
US20020056135A1 (en) * 2000-03-06 2002-05-09 Alok Sharma Transceiver channel bank with reduced connector density
US20060250758A1 (en) * 2000-03-06 2006-11-09 Juniper Networks, Inc. Enhanced cmts for reliability, availability, and serviceability
US20110200055A1 (en) * 2000-03-06 2011-08-18 Juniper Networks, Inc. Enhanced cmts for reliability, availability, and serviceability
US8270419B2 (en) 2000-03-06 2012-09-18 Juniper Networks, Inc. Enhanced fiber nodes with CMTS capability
US20100031305A1 (en) * 2000-03-06 2010-02-04 Juniper Networks, Inc. Enhanced fiber nodes with cmts capability
US7623532B2 (en) 2000-03-06 2009-11-24 Juniper Networks, Inc. Enhanced fiber nodes with CMTS capability
US7953125B2 (en) 2000-03-06 2011-05-31 Juniper Networks, Inc. Enhanced CMTS for reliability, availability, and serviceability
US20070050835A1 (en) * 2000-03-06 2007-03-01 Juniper Networks, Inc. Enhanced fiber nodes with cmts capability
US7623537B2 (en) 2000-03-06 2009-11-24 Juniper Networks, Inc. Enhanced CMTS for reliability, availability, and serviceability
US20090268749A1 (en) * 2000-03-06 2009-10-29 Juniper Networks, Inc. Enhanced cmts for reliability, availability, and serviceability
US7024440B2 (en) 2001-01-11 2006-04-04 Asml Holding N.V. Method and system for processing a discrete time input signal where the clock rate of a discrete time output signal is a multiple of the clock rate of input signal samples
US20040177103A1 (en) * 2001-01-11 2004-09-09 Silicon Valley Group, Inc. Method and system for efficient and accurate processing of a discrete time input signal
US6766339B2 (en) * 2001-01-11 2004-07-20 Asml Holding N.V. Method and system for efficient and accurate filtering and interpolation
US20030055855A1 (en) * 2001-01-11 2003-03-20 Silicon Valley Group, Inc. Method and system for efficient and accurate filtering and interpolation
US7085793B2 (en) 2001-01-11 2006-08-01 Asml Holding N.V. Method and system for efficient and accurate processing of a discrete time input signal
US20040205425A1 (en) * 2001-01-11 2004-10-14 Silicon Valley Group, Inc. Method and system for efficient and accurate processing of a discrete time input signal
KR100500879B1 (ko) * 2003-05-26 2005-07-18 한국전자통신연구원 멀티비트 입력 1:4 인터폴레이션 ｆｉｒ 필터와 이를이용한 ｑａｍ 변조 장치
WO2005006549A3 (fr) * 2003-06-30 2005-06-02 Intel Corp Conversion de vitesse d'echantillonage rationnelle
WO2005006549A2 (fr) * 2003-06-30 2005-01-20 Intel Corporation Conversion de vitesse d'echantillonage rationnelle
CN1578137B (zh) * 2003-06-30 2010-05-26 英特尔公司 有理数采样率转换方法和系统
US20050128493A1 (en) * 2003-08-19 2005-06-16 Sony Corporation Memory controller, memory control method, rate conversion apparatus, rate conversion method, image-signal-processing apparatus, image-signal-processing method, and program for executing each of those methods
US7869085B2 (en) * 2003-08-19 2011-01-11 Sony Corporation Memory controller, memory control method, rate conversion apparatus, rate conversion method, image-signal-processing apparatus, image-signal-processing method, and program for executing each of those methods
US8620980B1 (en) 2005-09-27 2013-12-31 Altera Corporation Programmable device with specialized multiplier blocks
WO2007056623A3 (fr) * 2005-11-07 2008-04-03 Kolorific Inc Procede et systeme pour grossissement et reduction d'image numerique
US7477323B2 (en) 2005-11-07 2009-01-13 Kolorific, Inc. Method and system for digital image magnification and reduction
WO2007056623A2 (fr) * 2005-11-07 2007-05-18 Kolorific, Inc. Procede et systeme pour grossissement et reduction d'image numerique
US20080151984A1 (en) * 2006-01-24 2008-06-26 Gerhard Uwe Schmidt Sampling Rate Conversion System
US7554465B2 (en) * 2006-01-24 2009-06-30 Harman Becker Automotive Systems Gmbh Sampling rate conversion system
US8301681B1 (en) 2006-02-09 2012-10-30 Altera Corporation Specialized processing block for programmable logic device
US8266199B2 (en) 2006-02-09 2012-09-11 Altera Corporation Specialized processing block for programmable logic device
US8041759B1 (en) 2006-02-09 2011-10-18 Altera Corporation Specialized processing block for programmable logic device
US8266198B2 (en) 2006-02-09 2012-09-11 Altera Corporation Specialized processing block for programmable logic device
US8386550B1 (en) 2006-09-20 2013-02-26 Altera Corporation Method for configuring a finite impulse response filter in a programmable logic device
US9098435B1 (en) 2006-09-28 2015-08-04 L-3 Communciations Corp. Finite impulse response filter with parallel input
US8386553B1 (en) 2006-12-05 2013-02-26 Altera Corporation Large multiplier for programmable logic device
US9395953B2 (en) 2006-12-05 2016-07-19 Altera Corporation Large multiplier for programmable logic device
US8788562B2 (en) 2006-12-05 2014-07-22 Altera Corporation Large multiplier for programmable logic device
US9063870B1 (en) 2006-12-05 2015-06-23 Altera Corporation Large multiplier for programmable logic device
US8650231B1 (en) 2007-01-22 2014-02-11 Altera Corporation Configuring floating point operations in a programmable device
US8645450B1 (en) 2007-03-02 2014-02-04 Altera Corporation Multiplier-accumulator circuitry and methods
US20080279274A1 (en) * 2007-05-08 2008-11-13 Freescale Semiconductor, Inc. Circuit and method for generating fixed point vector dot product and matrix vector values
US8165214B2 (en) 2007-05-08 2012-04-24 Freescale Semiconductor, Inc. Circuit and method for generating fixed point vector dot product and matrix vector values
US7949699B1 (en) * 2007-08-30 2011-05-24 Altera Corporation Implementation of decimation filter in integrated circuit device using ram-based data storage
US20090083354A1 (en) * 2007-09-26 2009-03-26 Intersil Americas Inc. Methods and systems for compression, storage, and generation of digital filter coefficients
US8271567B2 (en) 2007-09-26 2012-09-18 Intersil Americas Inc. Methods and systems for compression, storage, and generation of digital filter coefficients
US8959137B1 (en) 2008-02-20 2015-02-17 Altera Corporation Implementing large multipliers in a programmable integrated circuit device
US8307023B1 (en) 2008-10-10 2012-11-06 Altera Corporation DSP block for implementing large multiplier on a programmable integrated circuit device
US8468192B1 (en) 2009-03-03 2013-06-18 Altera Corporation Implementing multipliers in a programmable integrated circuit device
US8706790B1 (en) 2009-03-03 2014-04-22 Altera Corporation Implementing mixed-precision floating-point operations in a programmable integrated circuit device
US8645449B1 (en) 2009-03-03 2014-02-04 Altera Corporation Combined floating point adder and subtractor
US20100278449A1 (en) * 2009-04-30 2010-11-04 Roman Gitlin Method for streamlined implementation of interpolation in multiple dimensions
US20110004646A1 (en) * 2009-04-30 2011-01-06 Roman Gitlin Apparatus for streamlined implementation of interpolation in multiple dimensions
US8650236B1 (en) 2009-08-04 2014-02-11 Altera Corporation High-rate interpolation or decimation filter in integrated circuit device
US8396914B1 (en) 2009-09-11 2013-03-12 Altera Corporation Matrix decomposition in an integrated circuit device
US8412756B1 (en) 2009-09-11 2013-04-02 Altera Corporation Multi-operand floating point operations in a programmable integrated circuit device
US20110131265A1 (en) * 2009-11-30 2011-06-02 Ross Video Limited Electronic hardware resource management in video processing
US8499019B2 (en) 2009-11-30 2013-07-30 Ross Video Limited Electronic hardware resource management in video processing
US8539016B1 (en) 2010-02-09 2013-09-17 Altera Corporation QR decomposition in an integrated circuit device
US8601044B2 (en) 2010-03-02 2013-12-03 Altera Corporation Discrete Fourier Transform in an integrated circuit device
US8484265B1 (en) 2010-03-04 2013-07-09 Altera Corporation Angular range reduction in an integrated circuit device
US8510354B1 (en) 2010-03-12 2013-08-13 Altera Corporation Calculation of trigonometric functions in an integrated circuit device
US8539014B2 (en) 2010-03-25 2013-09-17 Altera Corporation Solving linear matrices in an integrated circuit device
US8589463B2 (en) 2010-06-25 2013-11-19 Altera Corporation Calculation of trigonometric functions in an integrated circuit device
US8812573B2 (en) 2010-06-25 2014-08-19 Altera Corporation Calculation of trigonometric functions in an integrated circuit device
US8862650B2 (en) 2010-06-25 2014-10-14 Altera Corporation Calculation of trigonometric functions in an integrated circuit device
US8577951B1 (en) 2010-08-19 2013-11-05 Altera Corporation Matrix operations in an integrated circuit device
GB2487361A (en) * 2011-01-17 2012-07-25 Sony Corp A digital interpolating FIR filter using fewer multipliers
US8645451B2 (en) 2011-03-10 2014-02-04 Altera Corporation Double-clocked specialized processing block in an integrated circuit device
US9600278B1 (en) 2011-05-09 2017-03-21 Altera Corporation Programmable device using fixed and configurable logic to implement recursive trees
US8812576B1 (en) 2011-09-12 2014-08-19 Altera Corporation QR decomposition in an integrated circuit device
US8949298B1 (en) 2011-09-16 2015-02-03 Altera Corporation Computing floating-point polynomials in an integrated circuit device
US9053045B1 (en) 2011-09-16 2015-06-09 Altera Corporation Computing floating-point polynomials in an integrated circuit device
US8762443B1 (en) 2011-11-15 2014-06-24 Altera Corporation Matrix operations in an integrated circuit device
US8543634B1 (en) 2012-03-30 2013-09-24 Altera Corporation Specialized processing block for programmable integrated circuit device
US9098332B1 (en) 2012-06-01 2015-08-04 Altera Corporation Specialized processing block with fixed- and floating-point structures
US8996600B1 (en) 2012-08-03 2015-03-31 Altera Corporation Specialized processing block for implementing floating-point multiplier with subnormal operation support
US9207909B1 (en) 2012-11-26 2015-12-08 Altera Corporation Polynomial calculations optimized for programmable integrated circuit device structures
US9292125B2 (en) * 2013-02-25 2016-03-22 Samsung Electronics Co., Ltd. Digital filter, touch sense device including the digital filter, and method for performing the digital filtering
US20140240256A1 (en) * 2013-02-25 2014-08-28 Ki-Duk Kim Digital filter, touch sense device including the digital filter, and method for performing the digital filtering
US9189200B1 (en) 2013-03-14 2015-11-17 Altera Corporation Multiple-precision processing block in a programmable integrated circuit device
US9348795B1 (en) 2013-07-03 2016-05-24 Altera Corporation Programmable device using fixed and configurable logic to implement floating-point rounding
US9560465B2 (en) 2014-10-03 2017-01-31 Dts, Inc. Digital audio filters for variable sample rates
US9684488B2 (en) 2015-03-26 2017-06-20 Altera Corporation Combined adder and pre-adder for high-radix multiplier circuit
US9837988B1 (en) 2015-03-26 2017-12-05 Altera Corporation Dynamically adjustable decimation filter circuitry
US10942706B2 (en) 2017-05-05 2021-03-09 Intel Corporation Implementation of floating-point trigonometric functions in an integrated circuit device
US11346941B2 (en) * 2019-03-26 2022-05-31 Texas Instruments Incorporated Shaped ultrasonic transmission and echo processing with coding
TWI768504B (zh) * 2020-10-12 2022-06-21 瑞昱半導體股份有限公司 濾波器電路與信號處理方法

Also Published As

Publication number Publication date
EP0977360A2 (fr) 2000-02-02
EP0977360A3 (fr) 2004-09-22

Similar Documents

Publication Publication Date Title
US6427157B1 (en) Fir filter structure with time- varying coefficients and filtering method for digital data scaling
US6600495B1 (en) Image interpolation and decimation using a continuously variable delay filter and combined with a polyphase filter
JP2646778B2 (ja) ディジタル信号処理装置
EP0695032B1 (fr) Convertisseur de la fréquence d'échantillonnage de numérique en numérique
US5410616A (en) Loop-up table image scaling for rational factors
US6512468B1 (en) System and method for increasing sample rate converter filter coefficient derivation speed
JP3160675B2 (ja) サンプル・データ補間装置
CN100477521C (zh) 包括上采样、采样率转换以及下采样级的时间离散滤波器
US5903232A (en) Apparatus and method for sampling rate conversion with rational factors
US3872290A (en) Finite impulse response digital filter with reduced storage
WO1993007678A1 (fr) Architecture de filtre de pliage et de decimation
US20130110898A1 (en) Apparatus for signal processing
US7248189B2 (en) Programmable sample rate conversion engine for wideband systems
US6310566B1 (en) Digital data sample rate conversion system with delayed interpolation
US4612625A (en) Decimator employing finite impulse response digital filters
EP0700016A1 (fr) Améliorations relatives aux filtres
JPH04323910A (ja) Ａ／ｄ，ｄ／ａ変換装置
KR100641741B1 (ko) 샘플 데이터를 필터링하기 위한 디지털 필터 및 방법
US8781259B2 (en) Re-sampling method and apparatus
JP2003158445A (ja) Ｎ次デジタルｆｉｒフィルタ及びフィルタリング方法
US7123652B1 (en) Sampled data digital filtering system
JP3243831B2 (ja) Ｆｉｒ型フィルタ
Webb Transposed FIR filter structure with time-varying coefficients for digital data resampling
JP2938655B2 (ja) サブバンド分割フィルタとサブバンド合成フィルタ
Dooley et al. Efficient implementation of accurate geometric transformations for 2-D and 3-D image processing

Legal Events

Date Code Title Description
AS Assignment

Owner name: TEXAS INSTRUMENTS INCORPORATED, TEXAS

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:WEBB, JENNIFER H.;REEL/FRAME:010142/0452

Effective date: 19990601

STCF Information on status: patent grant

Free format text: PATENTED CASE

FPAY Fee payment

Year of fee payment: 4

FPAY Fee payment

Year of fee payment: 8

FPAY Fee payment

Year of fee payment: 12