US6074957A - Methods of forming openings and methods of controlling the degree of taper of openings - Google Patents

Methods of forming openings and methods of controlling the degree of taper of openings Download PDF

Info

Publication number
US6074957A
US6074957A US09/031,090 US3109098A US6074957A US 6074957 A US6074957 A US 6074957A US 3109098 A US3109098 A US 3109098A US 6074957 A US6074957 A US 6074957A
Authority
US
United States
Prior art keywords
degree
etching
taper
opening
layer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
US09/031,090
Inventor
Kevin G. Donohoe
Richard L. Stocks
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
US Bank NA
Original Assignee
Micron Technology Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Micron Technology Inc filed Critical Micron Technology Inc
Priority to US09/031,090 priority Critical patent/US6074957A/en
Assigned to MICRON TECHNOLOGY, INC. reassignment MICRON TECHNOLOGY, INC. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: DONOHOE, KEVIN G., STOCKS, RICHARD L.
Priority to US09/568,093 priority patent/US6291359B1/en
Application granted granted Critical
Publication of US6074957A publication Critical patent/US6074957A/en
Assigned to U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT reassignment U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT SECURITY INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: MICRON TECHNOLOGY, INC.
Assigned to MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL AGENT reassignment MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL AGENT PATENT SECURITY AGREEMENT Assignors: MICRON TECHNOLOGY, INC.
Assigned to U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT reassignment U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT CORRECTIVE ASSIGNMENT TO CORRECT THE REPLACE ERRONEOUSLY FILED PATENT #7358718 WITH THE CORRECT PATENT #7358178 PREVIOUSLY RECORDED ON REEL 038669 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY INTEREST. Assignors: MICRON TECHNOLOGY, INC.
Anticipated expiration legal-status Critical
Assigned to MICRON TECHNOLOGY, INC. reassignment MICRON TECHNOLOGY, INC. RELEASE BY SECURED PARTY (SEE DOCUMENT FOR DETAILS). Assignors: U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT
Assigned to MICRON TECHNOLOGY, INC. reassignment MICRON TECHNOLOGY, INC. RELEASE BY SECURED PARTY (SEE DOCUMENT FOR DETAILS). Assignors: MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL AGENT
Expired - Lifetime legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76801Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
    • H01L21/76802Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics
    • H01L21/76804Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics by forming tapered via holes

Definitions

  • This invention relates to methods of forming contact openings and to methods of controlling the degree of taper of contact openings.
  • contact openings are often formed through insulative material for establishing electrical communication with the integrated circuitry.
  • Such contact openings are typically subsequently filled with conductive material, such as a metal or polysilicon, whereby electrical communication is established with the integrated circuitry.
  • Contact openings are often formed to be fairly narrow; and, it is desirable from a design standpoint to form the contact openings to have sidewalls which are as near vertical as possible. This helps to ensure that the contact area at the bottom of the contact opening is sufficiently large to desirably cover and/or expose conductive material with which electrical communication is desired.
  • aspect ratios i.e. the height-to-width ratio
  • of contact openings increase, it becomes increasingly important to ensure that the dimension of the bottom of the contact opening is sufficiently large to provide adequate coverage for conductive material which is subsequently formed therein.
  • For narrow contact openings such is accomplished by maintaining the sidewalls of the contact opening as near vertical as possible.
  • FIGS. 1 and 2 two exemplary contact opening etch profiles are indicated generally at 100, 100a respectively.
  • FIG. 1 shows a substrate 102 with a layer of insulative material 104 formed thereover.
  • a masking layer 106 such as photoresist is formed over insulative material 104 and is subsequently patterned to define a contact opening pattern.
  • Contact opening 108 is etched using an etch which is highly selective relative to masking layer 106. Hence, while a desirably high level of selectivity ensures that masking layer 106 remains over the substrate, the subsequent etch profile is unsatisfactorily tapered.
  • FIG. 2 shows a substrate 100a in which like numbers from FIG. 1 have been utilized with the suffix "a".
  • a contact opening 108a is etched through layer 104a using an etch with a comparatively lower degree of selectivity relative to an overlying masking layer (not shown).
  • the lower degree of selectivity results in a contact opening profile with a more desirable degree of taper.
  • the overlying masking layer can be completely removed, thereby undesirably opening up other substrate features to etching.
  • This invention arose out of concerns associated with providing methods of forming contact openings having sidewalls which are generally vertical within desired tolerances. This invention also arose out of concerns associated with providing methods for controlling the degree of taper of contact openings.
  • a layer is first etched through a contact mask opening using a first set of etching conditions.
  • the etching conditions provide a first degree of sidewall taper from vertical, if etching completely through the layer.
  • the layer is second etched through the contact mask opening using a second set of etching conditions.
  • the second set of etching conditions provide a second degree of sidewall taper from vertical, if etching completely through the layer.
  • the second degree of sidewall taper is different from the first degree of taper.
  • a material through which a contact opening is to be etched to a selected depth is formed over a substrate.
  • a masking layer having an opening therein is formed over the material.
  • the material is first etched through the opening with the first etch having a first selectivity relative to the masking layer.
  • the material is second etched, with the second etch having a second selectivity relative to the masking layer which is greater than the first selectivity.
  • the second degree of selectivity is achieved by modifying an etch parameter during the etching of the contact opening.
  • FIG. 1 is a diagrammatic side sectional view of a semiconductor wafer fragment having a contact opening thereover which has been etched utilizing an etch which is highly selective relative to an overlying masking layer.
  • FIG. 2 is a view which is similar to the FIG. 1 view, only one which shows a contact opening which has been etched using an etch with a low degree of selectivity relative to a previously-formed masking layer.
  • FIG. 3 is a diagrammatic side sectional view of a semiconductor wafer fragment in process in accordance with one aspect of the invention.
  • FIG. 4 is a view of the FIG. 3 wafer fragment at a different processing step.
  • FIG. 5 is a view of the FIG. 3 wafer fragment at a different processing step.
  • FIG. 6 is a view of a portion of a sidewall of a contact opening which is etched in accordance with one aspect of the invention.
  • FIG. 7 is a graph which depicts taper angle versus step 1 etch depth.
  • FIG. 8 is a graph which depicts contact area versus step 1 etch depth.
  • a semiconductor wafer fragment in process is shown generally at 10 and comprises a semiconductive substrate 12.
  • semiconductive substrate is defined to mean any construction comprising semiconductive material, including, but not limited to, bulk semiconductive materials such as a semiconductive wafer (either alone or in assemblies comprising other materials thereon), and semiconductive material layers (either alone or in assemblies comprising other materials).
  • substrate refers to any supporting structure, including, but not limited to, the semiconductive substrates described above.
  • substrate 12 has a diffusion region 13 formed therein with which electrical communication is desired.
  • a layer 14 of material is formed over substrate 12 and through which a contact opening having a selected depth is to be etched.
  • An exemplary material for layer 14 is an oxide material such as borophosphosilicate glass (BPSG) formed to an example thickness of 2.2 micron.
  • BPSG borophosphosilicate glass
  • layer 14 comprises a single layer of BPSG.
  • Other materials and numbers of layers can, of course, be used.
  • a masking layer 16 is formed over layer 14 and subsequently patterned to define a contact mask opening 18 which exposes a surface portion 20 of layer 14.
  • An exemplary material for masking layer 16 is photoresist.
  • material of layer 14 is first etched through contact mask opening 18 using a first set of etching conditions or parameters which collectively provide a first degree of sidewall taper from vertical were etching to occur completely through the layer.
  • layer 14 is second etched using a second set of etching conditions or parameters which provide a second degree of sidewall taper from vertical were etching to occur completely through the layer.
  • the second etching continues to proximate the depth selected for contact opening 22.
  • the selected depth is one which is sufficient to reach diffusion region 13.
  • the second etching can, however, be terminated before reaching the ultimate depth to which the contact opening is to be etched.
  • the second degree of sidewall taper is different from the first degree of sidewall taper. Even more preferably, the first degree of sidewall taper is less than the second degree of sidewall taper.
  • the first set of etching conditions are selected to provide a first degree of selectivity relative to masking layer 16.
  • the etching conditions or parameters are changed to provide the second etch with a second selectivity relative to masking layer 16 which is greater than the first selectivity.
  • the first and second etches of layer 14 are dry etches.
  • a portion of a sidewall of contact opening 22 is indicated at 24. Such is displaced from a vertical line 25, or has a degree of taper from top-to-bottom away from vertical which defines an angle ⁇ , wherein ⁇ is preferably no greater than about 3°. Even more preferably, ⁇ is around 1.5°.
  • FIGS. 7 and 8 two graphs are set forth which describe data measured in a reduction to practice example.
  • a LAM TCP 9100 high density oxide etcher was utilized to form contact openings as described above.
  • BPSG was utilized as the layer through which the contact opening was etched, and the selected desired depth of the contact opening was around 2 microns.
  • the following etch conditions or parameters were utilized: 1050 Watts Source/1050 Watts Bias; 10 sccm C 2 HF 5 , 15 sccm CHF 3 , 5 sccm CH 2 F 2 , at 15 mTorr.
  • the first set of etch conditions comprise a first ratio of carbon to fluorine sufficient to provide a first degree of selectivity relative to the masking layer, e.g. the photoresist.
  • the second etch was conducted with the following etch conditions or parameters: 700 Watts Source/700 Watts Bias; 20 sccm C 2 HF 5 , 10 sccm CHF 3 , 10 sccm CH 2 F 2 at 20 mTorr.
  • the second set of etch conditions comprise a second ratio of carbon to fluorine to provide a second degree of selectivity relative to the masking layer which is different, and preferably greater than the first degree of selectivity.
  • the second ratio is lower than the first ratio.
  • Table 1 below describes data associated with the first and second etches.
  • the first and second columns designated as “T1" and “T2" respectively, are the respective times, in seconds, of the first and second etches.
  • the "Depth” column describes the depth, in microns, of the ultimately-etched contact opening, e.g. the selected depth.
  • the "S1 Depth” column describes the depth, in microns, at which the first etch was modified to the second etch.
  • the "Taper Angle” column describes the angle of taper of the sidewalls of the ultimately-etched contact opening away from vertical.
  • contact opening taper angle is plotted in degrees away from vertical, as a function of the depth at which the first etch was changed to the second etch.
  • a plurality of data points are shown at A, B, C, D, E, F, and G.
  • Each data point corresponds to an individual row in Table 1.
  • data point G (last row in Table 1) describes a contact opening having a taper angle slightly larger than 1.5°.
  • Such contact opening was formed, referring to Table 1, by conducting the first etch for 30 seconds, modifying the etch chemistry or parameters, and then conducting the second etch for 150 seconds. Such resulted in an intermediate switch point between etches of around 0.44 micron, for a resulting contact opening depth of around 2.6 micron.
  • contact area at the bottom of the contact opening is plotted as a function of the depth at which the first etch was changed to the second etch for the same data points. Utilizing the same parameters or etch conditions as described above in connection with FIG. 7, the largest contact area observed appeared where the degree of taper away from vertical was the smallest, i.e. data point G. Such is desirable, as mentioned above, from the standpoint of opening up as much potential conductive contact area within desired tolerances.
  • methods of the present invention enable a degree of contact opening taper to be controlled and selected. Such methods also provide for contact openings having generally vertical sidewalls which increase the contact area at the bottom of the contact opening.

Abstract

Methods of forming contact openings and methods of controlling the degree of taper of contact openings are described. In one implementation, a layer is first etched through a contact mask opening using a first set of etching conditions. The etching conditions provide a first degree of sidewall taper from vertical, if etching completely through the layer. After the first etching, the layer is second etched through the contact mask opening using a second set of etching conditions. The second set of etching conditions provide a second degree of sidewall taper from vertical, if etching completely through the layer. The second degree of sidewall taper is different from the first degree of taper. In another embodiment, a material through which a contact opening is to be etched to a selected depth is formed over a substrate. A masking layer having an opening therein is formed over the material. The material is first etched through the opening with the first etch having a first selectivity relative to the masking layer. After the first etch, and at a depth which is less than about 50% of the selected depth, the material is second etched, with the second etch having a second selectivity relative to the masking layer which is greater than the first selectivity. In a preferred implementation, the second degree of selectivity is achieved by modifying an etch parameter during the etching of the contact opening.

Description

TECHNICAL FIELD
This invention relates to methods of forming contact openings and to methods of controlling the degree of taper of contact openings.
BACKGROUND OF THE INVENTION
When integrated circuitry is formed, contact openings are often formed through insulative material for establishing electrical communication with the integrated circuitry. Such contact openings are typically subsequently filled with conductive material, such as a metal or polysilicon, whereby electrical communication is established with the integrated circuitry.
Contact openings are often formed to be fairly narrow; and, it is desirable from a design standpoint to form the contact openings to have sidewalls which are as near vertical as possible. This helps to ensure that the contact area at the bottom of the contact opening is sufficiently large to desirably cover and/or expose conductive material with which electrical communication is desired. As aspect ratios, i.e. the height-to-width ratio, of contact openings increase, it becomes increasingly important to ensure that the dimension of the bottom of the contact opening is sufficiently large to provide adequate coverage for conductive material which is subsequently formed therein. For narrow contact openings, such is accomplished by maintaining the sidewalls of the contact opening as near vertical as possible. Referring to FIGS. 1 and 2, two exemplary contact opening etch profiles are indicated generally at 100, 100a respectively. FIG. 1 shows a substrate 102 with a layer of insulative material 104 formed thereover. A masking layer 106 such as photoresist is formed over insulative material 104 and is subsequently patterned to define a contact opening pattern. Contact opening 108 is etched using an etch which is highly selective relative to masking layer 106. Hence, while a desirably high level of selectivity ensures that masking layer 106 remains over the substrate, the subsequent etch profile is unsatisfactorily tapered. FIG. 2 shows a substrate 100a in which like numbers from FIG. 1 have been utilized with the suffix "a". There, a contact opening 108a is etched through layer 104a using an etch with a comparatively lower degree of selectivity relative to an overlying masking layer (not shown). The lower degree of selectivity results in a contact opening profile with a more desirable degree of taper. Yet, the overlying masking layer can be completely removed, thereby undesirably opening up other substrate features to etching.
This invention arose out of concerns associated with providing methods of forming contact openings having sidewalls which are generally vertical within desired tolerances. This invention also arose out of concerns associated with providing methods for controlling the degree of taper of contact openings.
SUMMARY OF THE INVENTION
Methods of forming contact openings and methods of controlling the degree of taper of contact openings are described. In one implementation, a layer is first etched through a contact mask opening using a first set of etching conditions. The etching conditions provide a first degree of sidewall taper from vertical, if etching completely through the layer. After the first etching, the layer is second etched through the contact mask opening using a second set of etching conditions. The second set of etching conditions provide a second degree of sidewall taper from vertical, if etching completely through the layer. The second degree of sidewall taper is different from the first degree of taper. In another embodiment, a material through which a contact opening is to be etched to a selected depth is formed over a substrate. A masking layer having an opening therein is formed over the material. The material is first etched through the opening with the first etch having a first selectivity relative to the masking layer. After the first etch, and at a depth which is less than about 50% of the selected depth, the material is second etched, with the second etch having a second selectivity relative to the masking layer which is greater than the first selectivity. In a preferred implementation, the second degree of selectivity is achieved by modifying an etch parameter during the etching of the contact opening.
BRIEF DESCRIPTION OF THE DRAWINGS
Preferred embodiments of the invention are described below with reference to the following accompanying drawings.
FIG. 1 is a diagrammatic side sectional view of a semiconductor wafer fragment having a contact opening thereover which has been etched utilizing an etch which is highly selective relative to an overlying masking layer.
FIG. 2 is a view which is similar to the FIG. 1 view, only one which shows a contact opening which has been etched using an etch with a low degree of selectivity relative to a previously-formed masking layer.
FIG. 3 is a diagrammatic side sectional view of a semiconductor wafer fragment in process in accordance with one aspect of the invention.
FIG. 4 is a view of the FIG. 3 wafer fragment at a different processing step.
FIG. 5 is a view of the FIG. 3 wafer fragment at a different processing step.
FIG. 6 is a view of a portion of a sidewall of a contact opening which is etched in accordance with one aspect of the invention.
FIG. 7 is a graph which depicts taper angle versus step 1 etch depth.
FIG. 8 is a graph which depicts contact area versus step 1 etch depth.
DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS
This disclosure of the invention is submitted in furtherance of the constitutional purposes of the U.S. Patent Laws "to promote the progress of science and useful arts" (Article 1, Section 8).
Referring to FIG. 3, a semiconductor wafer fragment in process is shown generally at 10 and comprises a semiconductive substrate 12. In the context of this document, the term "semiconductive substrate" is defined to mean any construction comprising semiconductive material, including, but not limited to, bulk semiconductive materials such as a semiconductive wafer (either alone or in assemblies comprising other materials thereon), and semiconductive material layers (either alone or in assemblies comprising other materials). The term "substrate" refers to any supporting structure, including, but not limited to, the semiconductive substrates described above.
In this example, substrate 12 has a diffusion region 13 formed therein with which electrical communication is desired. A layer 14 of material is formed over substrate 12 and through which a contact opening having a selected depth is to be etched. An exemplary material for layer 14 is an oxide material such as borophosphosilicate glass (BPSG) formed to an example thickness of 2.2 micron. In a preferred embodiment, layer 14 comprises a single layer of BPSG. Other materials and numbers of layers can, of course, be used. A masking layer 16 is formed over layer 14 and subsequently patterned to define a contact mask opening 18 which exposes a surface portion 20 of layer 14. An exemplary material for masking layer 16 is photoresist.
Referring to FIG. 4, material of layer 14 is first etched through contact mask opening 18 using a first set of etching conditions or parameters which collectively provide a first degree of sidewall taper from vertical were etching to occur completely through the layer.
Referring to FIG. 5, and at an intermediate point proximate a first etch depth, layer 14 is second etched using a second set of etching conditions or parameters which provide a second degree of sidewall taper from vertical were etching to occur completely through the layer. The second etching continues to proximate the depth selected for contact opening 22. In the illustrated example, the selected depth is one which is sufficient to reach diffusion region 13. The second etching can, however, be terminated before reaching the ultimate depth to which the contact opening is to be etched. Preferably, the second degree of sidewall taper is different from the first degree of sidewall taper. Even more preferably, the first degree of sidewall taper is less than the second degree of sidewall taper.
Alternately considered, the first set of etching conditions are selected to provide a first degree of selectivity relative to masking layer 16. At an etch depth which is less than about 50% of the selected depth of the desired contact opening, the etching conditions or parameters are changed to provide the second etch with a second selectivity relative to masking layer 16 which is greater than the first selectivity. In the illustrated and preferred embodiment, the first and second etches of layer 14 are dry etches.
Referring to FIG. 6, a portion of a sidewall of contact opening 22 is indicated at 24. Such is displaced from a vertical line 25, or has a degree of taper from top-to-bottom away from vertical which defines an angle θ, wherein θ is preferably no greater than about 3°. Even more preferably, θ is around 1.5°.
Referring to FIGS. 7 and 8, two graphs are set forth which describe data measured in a reduction to practice example. In such example, a LAM TCP 9100 high density oxide etcher was utilized to form contact openings as described above. BPSG was utilized as the layer through which the contact opening was etched, and the selected desired depth of the contact opening was around 2 microns. In conducting the first etch of the BPSG, the following etch conditions or parameters were utilized: 1050 Watts Source/1050 Watts Bias; 10 sccm C2 HF5, 15 sccm CHF3, 5 sccm CH2 F2, at 15 mTorr. The first set of etch conditions comprise a first ratio of carbon to fluorine sufficient to provide a first degree of selectivity relative to the masking layer, e.g. the photoresist. The second etch was conducted with the following etch conditions or parameters: 700 Watts Source/700 Watts Bias; 20 sccm C2 HF5, 10 sccm CHF3, 10 sccm CH2 F2 at 20 mTorr. The second set of etch conditions comprise a second ratio of carbon to fluorine to provide a second degree of selectivity relative to the masking layer which is different, and preferably greater than the first degree of selectivity. Preferably, the second ratio is lower than the first ratio.
Table 1 below describes data associated with the first and second etches. The first and second columns designated as "T1" and "T2" respectively, are the respective times, in seconds, of the first and second etches. The "Depth" column describes the depth, in microns, of the ultimately-etched contact opening, e.g. the selected depth. The "S1 Depth" column describes the depth, in microns, at which the first etch was modified to the second etch. The "Taper Angle" column describes the angle of taper of the sidewalls of the ultimately-etched contact opening away from vertical.
Referring to FIG. 7, contact opening taper angle is plotted in degrees away from vertical, as a function of the depth at which the first etch was changed to the second etch. A plurality of data points are shown at A, B, C, D, E, F, and G. Each data point corresponds to an individual row in Table 1. For example, data point G (last row in Table 1) describes a contact opening having a taper angle slightly larger than 1.5°. Such contact opening was formed, referring to Table 1, by conducting the first etch for 30 seconds, modifying the etch chemistry or parameters, and then conducting the second etch for 150 seconds. Such resulted in an intermediate switch point between etches of around 0.44 micron, for a resulting contact opening depth of around 2.6 micron.
              TABLE 1                                                     
______________________________________                                    
T1             T2     Depth   S1 Depth                                    
                                     Taper Angle                          
______________________________________                                    
(A)    1       150    2.3     0.015  3.005                                
(B)    5       145    2.2     0.073  2.434                                
(C)    10      140    2.3     0.147  2.434                                
(D)    15      135    2.3     0.220  2.148                                
(E)    20      130    2.3     0.293  2.005                                
(F)    40      110    2.2     0.587  2.148                                
(G)    30      150    2.6     0.440  1.575                                
______________________________________                                    
Referring to FIG. 8, contact area at the bottom of the contact opening is plotted as a function of the depth at which the first etch was changed to the second etch for the same data points. Utilizing the same parameters or etch conditions as described above in connection with FIG. 7, the largest contact area observed appeared where the degree of taper away from vertical was the smallest, i.e. data point G. Such is desirable, as mentioned above, from the standpoint of opening up as much potential conductive contact area within desired tolerances.
Accordingly, methods of the present invention enable a degree of contact opening taper to be controlled and selected. Such methods also provide for contact openings having generally vertical sidewalls which increase the contact area at the bottom of the contact opening.
In compliance with the statute, the invention has been described in language more or less specific as to structural and methodical features. It is to be understood, however, that the invention is not limited to the specific features shown and described, since the means herein disclosed comprise preferred forms of putting the invention into effect. The invention is, therefore, claimed in any of its forms or modifications within the proper scope of the appended claims appropriately interpreted in accordance with the doctrine of equivalents.

Claims (2)

What is claimed is:
1. A method of forming an opening through a layer of material comprising:
providing a layer of a material;
first etching into the material through a mask opening using a first set of etching conditions which are defined by a first degree of sidewall taper from vertical, the first etching forming an opening in the material;
after the first etching, second etching into the material through the mask opening using a second set of etching conditions which are defined by a second degree of sidewall taper from vertical, the second degree of sidewall taper being different from the first degree of taper; the second etching extending the opening downwardly into the material; and
wherein the first degree of sidewall taper is less than the second degree of sidewall taper.
2. A method of forming an opening in a layer of material comprising:
providing a layer of a material;
first etching into the material through a mask opening using a first set of etching conditions which are defined by a first degree of sidewall taper from vertical, the first etching forming an opening in the material;
after the first etching, second etching into the material through the mask opening using a second set of etching conditions which are defined by a second degree of sidewall taper from vertical, the second degree of sidewall taper being different from the first degree of taper; the second etching extending the opening downwardly into the material;
the first degree of sidewall taper is less than the second degree of sidewall taper; and
the first and second etchings have different degrees of selectivity relative to material from which the mask is formed.
US09/031,090 1998-02-26 1998-02-26 Methods of forming openings and methods of controlling the degree of taper of openings Expired - Lifetime US6074957A (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
US09/031,090 US6074957A (en) 1998-02-26 1998-02-26 Methods of forming openings and methods of controlling the degree of taper of openings
US09/568,093 US6291359B1 (en) 1998-02-26 2000-05-09 Methods of forming openings and methods of controlling the degree of taper of openings

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US09/031,090 US6074957A (en) 1998-02-26 1998-02-26 Methods of forming openings and methods of controlling the degree of taper of openings

Related Child Applications (1)

Application Number Title Priority Date Filing Date
US09/568,093 Continuation US6291359B1 (en) 1998-02-26 2000-05-09 Methods of forming openings and methods of controlling the degree of taper of openings

Publications (1)

Publication Number Publication Date
US6074957A true US6074957A (en) 2000-06-13

Family

ID=21857600

Family Applications (2)

Application Number Title Priority Date Filing Date
US09/031,090 Expired - Lifetime US6074957A (en) 1998-02-26 1998-02-26 Methods of forming openings and methods of controlling the degree of taper of openings
US09/568,093 Expired - Lifetime US6291359B1 (en) 1998-02-26 2000-05-09 Methods of forming openings and methods of controlling the degree of taper of openings

Family Applications After (1)

Application Number Title Priority Date Filing Date
US09/568,093 Expired - Lifetime US6291359B1 (en) 1998-02-26 2000-05-09 Methods of forming openings and methods of controlling the degree of taper of openings

Country Status (1)

Country Link
US (2) US6074957A (en)

Cited By (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6291359B1 (en) * 1998-02-26 2001-09-18 Micron Technology, Inc. Methods of forming openings and methods of controlling the degree of taper of openings
US6569774B1 (en) 2000-08-31 2003-05-27 Micron Technology, Inc. Method to eliminate striations and surface roughness caused by dry etch
US20030155328A1 (en) * 2002-02-15 2003-08-21 Huth Mark C. Laser micromachining and methods and systems of same
US6635335B1 (en) 1999-06-29 2003-10-21 Micron Technology, Inc. Etching methods and apparatus and substrate assemblies produced therewith
US20040226926A1 (en) * 2003-05-13 2004-11-18 Pollard Jeffrey R. Laser micromachining systems
US6921725B2 (en) 2001-06-28 2005-07-26 Micron Technology, Inc. Etching of high aspect ratio structures
US7754999B2 (en) 2003-05-13 2010-07-13 Hewlett-Packard Development Company, L.P. Laser micromachining and methods of same
US20140295668A1 (en) * 2013-03-29 2014-10-02 Tokyo Electron Limited Reducing bowing bias in etching an oxide layer
CN107706147A (en) * 2017-10-18 2018-02-16 武汉新芯集成电路制造有限公司 A kind of preparation method of vertical-type contact hole

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8153502B2 (en) * 2006-05-16 2012-04-10 Micron Technology, Inc. Methods for filling trenches in a semiconductor material
US20100331158A1 (en) * 2009-06-30 2010-12-30 Cmd Corporation Method and Apparatus For Applying Closures To Pouches

Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4162185A (en) * 1978-03-21 1979-07-24 International Business Machines Corporation Utilizing saturated and unsaturated halocarbon gases in plasma etching to increase etch of SiO2 relative to Si
US4671849A (en) * 1985-05-06 1987-06-09 International Business Machines Corporation Method for control of etch profile
US4814041A (en) * 1986-10-08 1989-03-21 International Business Machines Corporation Method of forming a via-hole having a desired slope in a photoresist masked composite insulating layer
US5310454A (en) * 1992-03-04 1994-05-10 Kabushiki Kaisha Toshiba Dry etching method
US5420077A (en) * 1990-06-29 1995-05-30 Sharp Kabushiki Kaisha Method for forming a wiring layer
US5746884A (en) * 1996-08-13 1998-05-05 Advanced Micro Devices, Inc. Fluted via formation for superior metal step coverage
US5750441A (en) * 1996-05-20 1998-05-12 Micron Technology, Inc. Mask having a tapered profile used during the formation of a semiconductor device

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4807016A (en) * 1985-07-15 1989-02-21 Texas Instruments Incorporated Dry etch of phosphosilicate glass with selectivity to undoped oxide
US5021121A (en) * 1990-02-16 1991-06-04 Applied Materials, Inc. Process for RIE etching silicon dioxide
US6074957A (en) * 1998-02-26 2000-06-13 Micron Technology, Inc. Methods of forming openings and methods of controlling the degree of taper of openings

Patent Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4162185A (en) * 1978-03-21 1979-07-24 International Business Machines Corporation Utilizing saturated and unsaturated halocarbon gases in plasma etching to increase etch of SiO2 relative to Si
US4671849A (en) * 1985-05-06 1987-06-09 International Business Machines Corporation Method for control of etch profile
US4814041A (en) * 1986-10-08 1989-03-21 International Business Machines Corporation Method of forming a via-hole having a desired slope in a photoresist masked composite insulating layer
US5420077A (en) * 1990-06-29 1995-05-30 Sharp Kabushiki Kaisha Method for forming a wiring layer
US5310454A (en) * 1992-03-04 1994-05-10 Kabushiki Kaisha Toshiba Dry etching method
US5750441A (en) * 1996-05-20 1998-05-12 Micron Technology, Inc. Mask having a tapered profile used during the formation of a semiconductor device
US5746884A (en) * 1996-08-13 1998-05-05 Advanced Micro Devices, Inc. Fluted via formation for superior metal step coverage

Cited By (21)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6291359B1 (en) * 1998-02-26 2001-09-18 Micron Technology, Inc. Methods of forming openings and methods of controlling the degree of taper of openings
US20070077724A1 (en) * 1999-06-29 2007-04-05 Micron Technology, Inc. Etching methods and apparatus and substrate assemblies produced therewith
US6635335B1 (en) 1999-06-29 2003-10-21 Micron Technology, Inc. Etching methods and apparatus and substrate assemblies produced therewith
US6784111B2 (en) * 1999-06-29 2004-08-31 Micron Technology, Inc. Etching methods and apparatus and substrate assemblies produced therewith
US20040262263A1 (en) * 1999-06-29 2004-12-30 Micron Technology, Inc. Etching methods and apparatus and substrate assemblies produced therewith
US7125804B2 (en) 1999-06-29 2006-10-24 Micron Technology, Inc. Etching methods and apparatus and substrate assemblies produced therewith
US6569774B1 (en) 2000-08-31 2003-05-27 Micron Technology, Inc. Method to eliminate striations and surface roughness caused by dry etch
US20030162395A1 (en) * 2000-08-31 2003-08-28 Micron Technology, Inc. Method to eliminate striations and surface roughness caused by dry etch
US7153779B2 (en) 2000-08-31 2006-12-26 Micron Technology, Inc. Method to eliminate striations and surface roughness caused by dry etch
US7033954B2 (en) 2001-06-28 2006-04-25 Micron Technology, Inc. Etching of high aspect ration structures
US6921725B2 (en) 2001-06-28 2005-07-26 Micron Technology, Inc. Etching of high aspect ratio structures
US20060049156A1 (en) * 2002-02-15 2006-03-09 Michael Mulloy Method of forming substrate for fluid ejection device
US20030155328A1 (en) * 2002-02-15 2003-08-21 Huth Mark C. Laser micromachining and methods and systems of same
US8653410B2 (en) 2002-02-15 2014-02-18 Hewlett-Packard Development Company, L.P. Method of forming substrate for fluid ejection device
US6969822B2 (en) 2003-05-13 2005-11-29 Hewlett-Packard Development Company, L.P. Laser micromachining systems
US20040226926A1 (en) * 2003-05-13 2004-11-18 Pollard Jeffrey R. Laser micromachining systems
US7754999B2 (en) 2003-05-13 2010-07-13 Hewlett-Packard Development Company, L.P. Laser micromachining and methods of same
US20140295668A1 (en) * 2013-03-29 2014-10-02 Tokyo Electron Limited Reducing bowing bias in etching an oxide layer
US9165785B2 (en) * 2013-03-29 2015-10-20 Tokyo Electron Limited Reducing bowing bias in etching an oxide layer
CN107706147A (en) * 2017-10-18 2018-02-16 武汉新芯集成电路制造有限公司 A kind of preparation method of vertical-type contact hole
CN107706147B (en) * 2017-10-18 2020-05-12 武汉新芯集成电路制造有限公司 Preparation method of vertical contact hole

Also Published As

Publication number Publication date
US6291359B1 (en) 2001-09-18

Similar Documents

Publication Publication Date Title
US20030162395A1 (en) Method to eliminate striations and surface roughness caused by dry etch
US6074957A (en) Methods of forming openings and methods of controlling the degree of taper of openings
US6372649B1 (en) Method for forming multi-level metal interconnection
KR100311487B1 (en) Method for etching of oxidation film
US6444540B2 (en) Semiconductor apparatus and method for fabricating the same
EP0050972B1 (en) Method of manufacturing a semiconductor device with an interconnection electrode layer
US6071793A (en) Locos mask for suppression of narrow space field oxide thinning and oxide punch through effect
KR0171733B1 (en) Contact hole forming method of semiconductor device
US5354713A (en) Contact manufacturing method of a multi-layered metal line structure
KR20040027364A (en) Polysilicon etching method
US6803307B1 (en) Method of avoiding enlargement of top critical dimension in contact holes using spacers
US5640038A (en) Integrated circuit structure with self-planarized layers
US6709983B2 (en) Semiconductor processing methods utilizing low concentrations of reactive etching components
KR100257149B1 (en) Method of manufacturing semiconductor material
US5912185A (en) Methods for forming contact holes having improved sidewall profiles
US6821885B2 (en) Semiconductor device and method for manufacturing the same
JP3709297B2 (en) Method for forming contact hole of semiconductor device
KR100480233B1 (en) Method for forming the contact hole of semiconductor device
JPH05283407A (en) Manufacture of semiconductor device
KR0139072B1 (en) Method of fabricating semiconductor device having step of forming play in contact hole
US6686234B1 (en) Semiconductor device and method for fabricating the same
KR930008841B1 (en) Contact hole forming method
KR100507869B1 (en) Contact hole formation method of semiconductor device
KR100780616B1 (en) Method for fabricating semiconductor device
KR19990047250A (en) Insulation Method of Semiconductor Device

Legal Events

Date Code Title Description
AS Assignment

Owner name: MICRON TECHNOLOGY, INC., IDAHO

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:DONOHOE, KEVIN G.;STOCKS, RICHARD L.;REEL/FRAME:009009/0311

Effective date: 19980223

STCF Information on status: patent grant

Free format text: PATENTED CASE

FEPP Fee payment procedure

Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

FPAY Fee payment

Year of fee payment: 4

FPAY Fee payment

Year of fee payment: 8

FPAY Fee payment

Year of fee payment: 12

AS Assignment

Owner name: U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT, CALIFORNIA

Free format text: SECURITY INTEREST;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:038669/0001

Effective date: 20160426

Owner name: U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGEN

Free format text: SECURITY INTEREST;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:038669/0001

Effective date: 20160426

AS Assignment

Owner name: MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL AGENT, MARYLAND

Free format text: PATENT SECURITY AGREEMENT;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:038954/0001

Effective date: 20160426

Owner name: MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL

Free format text: PATENT SECURITY AGREEMENT;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:038954/0001

Effective date: 20160426

AS Assignment

Owner name: U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT, CALIFORNIA

Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE REPLACE ERRONEOUSLY FILED PATENT #7358718 WITH THE CORRECT PATENT #7358178 PREVIOUSLY RECORDED ON REEL 038669 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY INTEREST;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:043079/0001

Effective date: 20160426

Owner name: U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGEN

Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE REPLACE ERRONEOUSLY FILED PATENT #7358718 WITH THE CORRECT PATENT #7358178 PREVIOUSLY RECORDED ON REEL 038669 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY INTEREST;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:043079/0001

Effective date: 20160426

AS Assignment

Owner name: MICRON TECHNOLOGY, INC., IDAHO

Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT;REEL/FRAME:047243/0001

Effective date: 20180629

AS Assignment

Owner name: MICRON TECHNOLOGY, INC., IDAHO

Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL AGENT;REEL/FRAME:050937/0001

Effective date: 20190731