US5529682A - Method for making semiconductor devices having electroplated leads - Google Patents

Method for making semiconductor devices having electroplated leads Download PDF

Info

Publication number
US5529682A
US5529682A US08/494,482 US49448295A US5529682A US 5529682 A US5529682 A US 5529682A US 49448295 A US49448295 A US 49448295A US 5529682 A US5529682 A US 5529682A
Authority
US
United States
Prior art keywords
leads
electroplated
solderable metal
semiconductor device
heating
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
US08/494,482
Inventor
James H. Knapp
Francis J. Carney, Jr.
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NXP USA Inc
Original Assignee
Motorola Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Motorola Inc filed Critical Motorola Inc
Assigned to MOTOROLA, INC. reassignment MOTOROLA, INC. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: CARNEY, FRANCIS J. JR., KNAPP, JAMES H.
Priority to US08/494,482 priority Critical patent/US5529682A/en
Priority to TW085102945A priority patent/TW344122B/en
Priority to CN96107854A priority patent/CN1092400C/en
Priority to EP96109698A priority patent/EP0751555A3/en
Priority to JP17847696A priority patent/JP3191684B2/en
Priority to KR1019960022733A priority patent/KR100479243B1/en
Publication of US5529682A publication Critical patent/US5529682A/en
Application granted granted Critical
Assigned to FREESCALE SEMICONDUCTOR, INC. reassignment FREESCALE SEMICONDUCTOR, INC. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: MOTOROLA, INC.
Assigned to CITIBANK, N.A. AS COLLATERAL AGENT reassignment CITIBANK, N.A. AS COLLATERAL AGENT SECURITY AGREEMENT Assignors: FREESCALE ACQUISITION CORPORATION, FREESCALE ACQUISITION HOLDINGS CORP., FREESCALE HOLDINGS (BERMUDA) III, LTD., FREESCALE SEMICONDUCTOR, INC.
Assigned to CITIBANK, N.A., AS COLLATERAL AGENT reassignment CITIBANK, N.A., AS COLLATERAL AGENT SECURITY AGREEMENT Assignors: FREESCALE SEMICONDUCTOR, INC.
Assigned to CITIBANK, N.A., AS NOTES COLLATERAL AGENT reassignment CITIBANK, N.A., AS NOTES COLLATERAL AGENT SECURITY AGREEMENT Assignors: FREESCALE SEMICONDUCTOR, INC.
Assigned to CITIBANK, N.A., AS NOTES COLLATERAL AGENT reassignment CITIBANK, N.A., AS NOTES COLLATERAL AGENT SECURITY AGREEMENT Assignors: FREESCALE SEMICONDUCTOR, INC.
Anticipated expiration legal-status Critical
Assigned to FREESCALE SEMICONDUCTOR, INC. reassignment FREESCALE SEMICONDUCTOR, INC. PATENT RELEASE Assignors: CITIBANK, N.A., AS COLLATERAL AGENT
Assigned to FREESCALE SEMICONDUCTOR, INC. reassignment FREESCALE SEMICONDUCTOR, INC. PATENT RELEASE Assignors: CITIBANK, N.A., AS COLLATERAL AGENT
Assigned to FREESCALE SEMICONDUCTOR, INC. reassignment FREESCALE SEMICONDUCTOR, INC. PATENT RELEASE Assignors: CITIBANK, N.A., AS COLLATERAL AGENT
Assigned to MORGAN STANLEY SENIOR FUNDING, INC. reassignment MORGAN STANLEY SENIOR FUNDING, INC. ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS Assignors: CITIBANK, N.A.
Assigned to MORGAN STANLEY SENIOR FUNDING, INC. reassignment MORGAN STANLEY SENIOR FUNDING, INC. ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS Assignors: CITIBANK, N.A.
Assigned to NXP, B.V., F/K/A FREESCALE SEMICONDUCTOR, INC. reassignment NXP, B.V., F/K/A FREESCALE SEMICONDUCTOR, INC. RELEASE BY SECURED PARTY (SEE DOCUMENT FOR DETAILS). Assignors: MORGAN STANLEY SENIOR FUNDING, INC.
Assigned to NXP B.V. reassignment NXP B.V. RELEASE BY SECURED PARTY (SEE DOCUMENT FOR DETAILS). Assignors: MORGAN STANLEY SENIOR FUNDING, INC.
Assigned to MORGAN STANLEY SENIOR FUNDING, INC. reassignment MORGAN STANLEY SENIOR FUNDING, INC. CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE PATENTS 8108266 AND 8062324 AND REPLACE THEM WITH 6108266 AND 8060324 PREVIOUSLY RECORDED ON REEL 037518 FRAME 0292. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS. Assignors: CITIBANK, N.A.
Assigned to SHENZHEN XINGUODU TECHNOLOGY CO., LTD. reassignment SHENZHEN XINGUODU TECHNOLOGY CO., LTD. CORRECTIVE ASSIGNMENT TO CORRECT THE TO CORRECT THE APPLICATION NO. FROM 13,883,290 TO 13,833,290 PREVIOUSLY RECORDED ON REEL 041703 FRAME 0536. ASSIGNOR(S) HEREBY CONFIRMS THE THE ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS.. Assignors: MORGAN STANLEY SENIOR FUNDING, INC.
Assigned to MORGAN STANLEY SENIOR FUNDING, INC. reassignment MORGAN STANLEY SENIOR FUNDING, INC. CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 11759915 AND REPLACE IT WITH APPLICATION 11759935 PREVIOUSLY RECORDED ON REEL 037486 FRAME 0517. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS. Assignors: CITIBANK, N.A.
Assigned to NXP B.V. reassignment NXP B.V. CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 11759915 AND REPLACE IT WITH APPLICATION 11759935 PREVIOUSLY RECORDED ON REEL 040928 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE RELEASE OF SECURITY INTEREST. Assignors: MORGAN STANLEY SENIOR FUNDING, INC.
Assigned to NXP, B.V. F/K/A FREESCALE SEMICONDUCTOR, INC. reassignment NXP, B.V. F/K/A FREESCALE SEMICONDUCTOR, INC. CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 11759915 AND REPLACE IT WITH APPLICATION 11759935 PREVIOUSLY RECORDED ON REEL 040925 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE RELEASE OF SECURITY INTEREST. Assignors: MORGAN STANLEY SENIOR FUNDING, INC.
Expired - Lifetime legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495Lead-frames or other flat leads
    • H01L23/49579Lead-frames or other flat leads characterised by the materials of the lead frames or layers thereon
    • H01L23/49582Metallic layers on lead frames
    • CCHEMISTRY; METALLURGY
    • C25ELECTROLYTIC OR ELECTROPHORETIC PROCESSES; APPARATUS THEREFOR
    • C25DPROCESSES FOR THE ELECTROLYTIC OR ELECTROPHORETIC PRODUCTION OF COATINGS; ELECTROFORMING; APPARATUS THEREFOR
    • C25D5/00Electroplating characterised by the process; Pretreatment or after-treatment of workpieces
    • C25D5/48After-treatment of electroplated surfaces
    • C25D5/50After-treatment of electroplated surfaces by heat-treatment
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/48Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the groups H01L21/18 - H01L21/326 or H10D48/04 - H10D48/07
    • H01L21/4814Conductive parts
    • H01L21/4821Flat leads, e.g. lead frames with or without insulating supports
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001Technical content checked by a classifier
    • H01L2924/0002Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00

Definitions

  • This invention relates, in general, to semiconductor devices, and more particularly, to methods for making semiconductor devices having electroplated leads.
  • Quad flat pack (QFP) devices typically comprise a semiconductor die bonded to a metal leadframe, which includes a die bond pad and a plurality of leads. Thin wires, typically referred to as wire bonds, connect bond pads on the semiconductor die to the appropriate leads. An encapsulent covers the semiconductor die, the wire bonds, and a portion of the leads. Exposed portions of the leads are often coated with a low temperature solderable metal, such as tin/lead (Sn/Pb), to enhance wetting or solderability and to form the metallurgical connection when the packaged device is connected to a printed circuit board during final assembly.
  • a low temperature solderable metal such as tin/lead (Sn/Pb)
  • solder-dip process typically coats the exposed leads using either a solder-dip process or an electroplating process.
  • solder-dip process the exposed leads are immersed in molten solder thereby covering the exposed leads.
  • solder-dip process One disadvantage of the solder-dip process is that excess solder accumulates on the exposed leads, which causes solder bridging and ultimately electrical shorts. Because of the solder bridging, solder dipping is not suitable for devices having a small pitch between adjacent leads.
  • the leads are covered with a solderable metal by exposing them to an electrolytic solution, an anode comprised of the solderable metal, and a current source. Electroplating is preferred over solder-dipping in packages that have a small pitch between adjacent leads because electroplating provides a more uniform coverage.
  • electroplating is preferred over solder-dipping in packages that have a small pitch between adjacent leads because electroplating provides a more uniform coverage.
  • the electroplated solderable metal often exhibits poor adhesion to the underlying leads. This poor adhesion in turn causes the electroplated solderable metal to delaminate or peel from the underlying leads, particularly during subsequent processing (e.g., trim and form, electrical testing, tape and reel, etc.).
  • the delaminated solderable metal detrimentally impacts equipment up-time (e.g., delaminated metal clogs or obstructs equipment), equipment life, electrical yields (e.g., electrical shorts resulting from delaminated metal bridging adjacent leads), and reliability.
  • Equipment down-time decreases throughput thereby increasing manufacturing costs.
  • the delamination problem requires manufacturers to use visual inspections at various stages after electroplating to control problem parts, which greatly adds to manufacturing costs. Furthermore, localized thick areas or nodules of solderable metal form during electroplating, which can result in bridging between adjacent leads and ultimately electrical shorting problems.
  • FIG. 1 illustrates a flow diagram of a method according to the present invention
  • FIG. 2 illustrates an isometric view of a preferred apparatus for use with the present invention
  • FIG. 3 illustrates an enlarged cross-sectional view of the apparatus of FIG. 2 taken along reference line 3--3.
  • the present invention provides a method for improving the adhesion of solderable metal electroplated onto the leads of an electronic device and for improving the reliability of the electronic device.
  • the present invention provides a method for heating electronic device leads electroplated with a solderable metal following the electroplating process at a temperature sufficient to flow or melt the solderable metal. The heating is done prior to soldering or attaching the electroplated leads of the electronic device to a next level of assembly (e.g., an application or printed circuit type board, a support substrate, etc.).
  • a next level of assembly e.g., an application or printed circuit type board, a support substrate, etc.
  • FIG. 1 is a flow diagram representing a preferred process sequence for improving the adhesion of an electroplated solderable metal to semiconductor device leads and for improving the reliability of the semiconductor device.
  • FIG. 1 represents a preferred sequence for forming a semiconductor device having at least one metal lead electroplated with a solderable metal.
  • semiconductor devices are processed together in a multiple unit leadframe strip. Such multiple unit strips are well known in the art.
  • Block 2 represents a die attach step where an electronic device or semiconductor die is bonded to a leadframe.
  • leadframes comprise a die bond pad and have a plurality of leads or connective portions either coupled to or in proximity to the die bond pad.
  • Leadframes typically comprise copper, a copper alloy, an iron/nickel alloy (e.g., Alloy 42), or the like.
  • the semiconductor die is attached to the die bond pad using well known techniques.
  • Block 4 represents a wire bond step where conductive wires are attached or bonded at one end to wire bond pads on the semiconductor die and to particular leads at the opposite end.
  • the semiconductor die, the wire bonds, and a portion of each lead are encapsulated with, for example, an epoxy molding compound as represented by block 6.
  • an epoxy molding compound as represented by block 6.
  • the remaining portion of each lead is exposed (i.e., after encapsulation, a plurality of exposed leads are provided).
  • Techniques and materials for wire bonding and encapsulating are well known in the art.
  • the semiconductor devices are marked, typically with an ink, and subjected to a curing process to cure the molding compound and the ink. This is represented by blocks 8 and 10.
  • the semiconductor devices are then placed in an electroplating bath and the leads are electroplated with a solderable metal (e.g., lead/tin, indium/tin, antimony/tin, lead/indium, or the like) using well known techniques.
  • a solderable metal e.g., lead/tin, indium/tin, antimony/tin, lead/indium, or the like
  • the solderable metal comprises two or more metals
  • the two or more metals are either electroplated individually in separate plating baths or are plated from an anode comprising an alloy of the two or more metals.
  • the electroplated leads are heated or exposed to an elevated temperature that is sufficient to flow or melt the solderable metal.
  • the adhesion between the solderable metal and the underlying leads is significantly improved.
  • any extraneous plating i.e., non-uniform coverage, localized thick areas, or nodules is eliminated because the extraneous plating flows into the overall deposit.
  • the heating step is done immediately following the electroplating process as represented by block 14. This is preferred because the improved adhesion positively impacts the trim and form step (block 16), the electrical testing step (block 18), and the packaging step (block 20).
  • the electroplated leads are severed or trimmed from the leadframe strip to a desired length and bent or formed to a desired shape. This process separates the multiple unit strips into individual semiconductor devices. In those devices that do not require lead forming, the heat treatment step preferably is done before the leads are trimmed or severed from the leadframe strip.
  • the semiconductor devices are tested according to specific electrical parameters.
  • the delaminated solderable metal and/or excess plating can form bridges between adjacent leads thereby resulting in shorting problems.
  • the delaminated solderable metal obstructs or clogs test fixtures thereby causing down-time for cleaning.
  • production personnel have to manually scrub the delaminating metal from the leads in order to make good contact to the test fixture, which negatively impacts throughput and reliability.
  • test yields are increased because bridging problems are reduced.
  • the heat treatment step enhances equipment up-time and throughput thereby reducing manufacturing costs.
  • the individual semiconductor devices are loaded into packaging means for storing and protecting the semiconductor devices until they are used in a final or next level of assembly.
  • a tape and reel apparatus is an example of a device used to package the semiconductor devices.
  • the solderable metal further delaminates during the tape and reel step. This further delamination can result in bridging between adjacent leads and ultimately cause electrical shorts after final assembly. Also, it requires manufacturers to use a visual inspection step to catch any delamination problems, which adds process cycle time and costs. With the heat treatment step (block 14), further delamination at the packaging step is greatly reduced thereby reducing electrical shorting problems and visual inspection requirements.
  • Block 22 represents a final assembly step where the electroplated leads are attached or soldered to a next level of assembly.
  • the electroplated leads are metallurgically attached or soldered to metal bond pads located on a surface of a printed circuit board.
  • this is the first time the solderable metal is heated to a temperature sufficient to flow the solderable metal. But as is readily apparent based on the above description, this is too late in the process flow to resolve the aforementioned problems that occur before the final assembly step.
  • FIG. 2 illustrates an isometric view of a preferred apparatus for use with the method according to the present invention.
  • Apparatus 30 includes an upper heated gas tube 31 and a lower heated gas tube 32.
  • Upper heated gas tube 31 and lower heated gas tube 32 each include an outer shell 33 and 34 respectively, a heating element 36 and 37 respectively, an inlet 38 and 39 respectively for introducing a carrier gas to be heated, and a plurality of holes 41 and 42 respectively for focusing the heated carrier gas (represented by arrows 44 and 46) onto an electronic or semiconductor device 47.
  • Heating elements 36 and 37 typically are resistive type heating elements and are coupled to an adjustable power supply (not shown).
  • the adjustable power supply selected depends upon the desired temperature in which the carrier gas is to be heated.
  • a carrier gas supply (not shown) is coupled to inlets 38 and 39.
  • a nitrogen carrier gas or the like is used.
  • Heated gas tubes 31 and 32 are commercially available devices and can be obtained from Sylvania Corp.
  • Electroplated leadframe strip 48 includes a base metal 52 and an electroplated solderable metal 53 (this is more clearly shown in FIG. 3). Electroplated leads 49 also comprise base metal 52 and electroplated solderable metal 53.
  • base metal 52 comprises copper, a copper alloy, a nickel/iron alloy (e.g., Alloy 42), or the like and electroplated solderable metal 53 comprises a Sn/Pb alloy or the like.
  • FIG. 3 illustrates an enlarged cross-sectional view of the apparatus shown in FIG. 2 taken along reference line 3--3.
  • both upper heated gas tube 31 and lower heated gas tube 32 are placed a distance 54 and 56 respectively in a range from about 1.5 millimeters (mm) to about 3.0 mm from electroplated leadframe strip 48.
  • electroplated leadframe strip 48 including semiconductor device 47 is passed between (e.g., as represented by arrow 57 in FIGS. 2 and 3) upper heated gas tube 31 and lower heated gas tube 32.
  • a carrier gas e.g., nitrogen
  • the carrier gas has a temperature in a range from about 185° C. to about 220° C. when it reaches electroplated leads 49.
  • a carrier gas pressure of about 5000 kilograms/square meter (about 7 to 8 pounds/square inch) at the carrier gas source is sufficient.
  • the temperature of the carrier gas necessary to flow or melt solderable metal 53 is determined, for example, knowing the composition of the solderable metal and using widely available phase diagram information.
  • Electroplated leadframe strip 48 typically is passed between heated gas tubes 31 and 32 at a rate of about 50 mm/second when electroplated solderable metal 53 comprises an 80% Sn-20% Pb alloy that is about 4 microns to about 8 microns thick. This rate is adjusted up or down depending upon the type of solderable metal used, its thickness, and its grain structure. Additional sets of upper and lower heated gas tubes may be added to provide an additional heat source for flowing or melting electroplated solderable metal 53. The temperature of the carrier gas from one set of heated gas tubes may be the same, lower, or higher than the temperature of the carrier gas from the other set or sets of heated gas tubes. Although only one set of holes is shown in heated gas tubes 31 and 32, each heated gas tube may contain additional sets of holes near holes 41 and 42.
  • apparatus 30 When used with an automated electroplating system such as a Technic electroplating system, apparatus 30 is conveniently placed adjacent the final loading apparatus to flow the solderable metal just before the leadframe strips are loaded into a holding magazine. Optionally, a belt furnace or the like is used to flow the electroplated solderable metal. However apparatus 30 is preferred because it is fast and is conveniently integrated at the end of the electroplating process.

Landscapes

  • Engineering & Computer Science (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Chemical & Material Sciences (AREA)
  • Chemical Kinetics & Catalysis (AREA)
  • Materials Engineering (AREA)
  • Metallurgy (AREA)
  • Organic Chemistry (AREA)
  • Electrochemistry (AREA)
  • Lead Frames For Integrated Circuits (AREA)
  • Electroplating Methods And Accessories (AREA)

Abstract

A method for use with semiconductor devices (47) that have leads (49) electroplated with a solderable metal (53) includes exposing the solderable metal (53) to an elevated temperature sufficient to flow or melt the solderable metal (53). In a preferred embodiment, the solderable metal (53) is exposed to the elevated temperature before the leads (49) are severed from the leadframe (48).

Description

BACKGROUND OF THE INVENTION
This invention relates, in general, to semiconductor devices, and more particularly, to methods for making semiconductor devices having electroplated leads.
Semiconductor packaged devices such as quad flat pack (QFP) devices typically comprise a semiconductor die bonded to a metal leadframe, which includes a die bond pad and a plurality of leads. Thin wires, typically referred to as wire bonds, connect bond pads on the semiconductor die to the appropriate leads. An encapsulent covers the semiconductor die, the wire bonds, and a portion of the leads. Exposed portions of the leads are often coated with a low temperature solderable metal, such as tin/lead (Sn/Pb), to enhance wetting or solderability and to form the metallurgical connection when the packaged device is connected to a printed circuit board during final assembly.
Typically, manufacturers coat the exposed leads using either a solder-dip process or an electroplating process. In a solder-dip process, the exposed leads are immersed in molten solder thereby covering the exposed leads. One disadvantage of the solder-dip process is that excess solder accumulates on the exposed leads, which causes solder bridging and ultimately electrical shorts. Because of the solder bridging, solder dipping is not suitable for devices having a small pitch between adjacent leads.
In an electroplating process, the leads are covered with a solderable metal by exposing them to an electrolytic solution, an anode comprised of the solderable metal, and a current source. Electroplating is preferred over solder-dipping in packages that have a small pitch between adjacent leads because electroplating provides a more uniform coverage. However, several problems exist with electroplated leads formed using conventional electroplating techniques.
For example, the electroplated solderable metal often exhibits poor adhesion to the underlying leads. This poor adhesion in turn causes the electroplated solderable metal to delaminate or peel from the underlying leads, particularly during subsequent processing (e.g., trim and form, electrical testing, tape and reel, etc.). The delaminated solderable metal detrimentally impacts equipment up-time (e.g., delaminated metal clogs or obstructs equipment), equipment life, electrical yields (e.g., electrical shorts resulting from delaminated metal bridging adjacent leads), and reliability. Equipment down-time decreases throughput thereby increasing manufacturing costs. In addition, the delamination problem requires manufacturers to use visual inspections at various stages after electroplating to control problem parts, which greatly adds to manufacturing costs. Furthermore, localized thick areas or nodules of solderable metal form during electroplating, which can result in bridging between adjacent leads and ultimately electrical shorting problems.
As is readily apparent, it would be advantageous to have methods that overcome at least the above problems associated with leads having electroplated solderable metal. It would be of further advantage to do so in a cost effective manner.
BRIEF DESCRIPTION OF THE DRAWINGS
FIG. 1 illustrates a flow diagram of a method according to the present invention;
FIG. 2 illustrates an isometric view of a preferred apparatus for use with the present invention; and
FIG. 3 illustrates an enlarged cross-sectional view of the apparatus of FIG. 2 taken along reference line 3--3.
DETAILED DESCRIPTION OF THE DRAWINGS
In general, the present invention provides a method for improving the adhesion of solderable metal electroplated onto the leads of an electronic device and for improving the reliability of the electronic device. In particular, the present invention provides a method for heating electronic device leads electroplated with a solderable metal following the electroplating process at a temperature sufficient to flow or melt the solderable metal. The heating is done prior to soldering or attaching the electroplated leads of the electronic device to a next level of assembly (e.g., an application or printed circuit type board, a support substrate, etc.). The present invention can be better understood by referring to FIGS. 1-3 together with the following detailed description. The same reference numbers are used where appropriate for ease of understanding.
FIG. 1 is a flow diagram representing a preferred process sequence for improving the adhesion of an electroplated solderable metal to semiconductor device leads and for improving the reliability of the semiconductor device. FIG. 1 represents a preferred sequence for forming a semiconductor device having at least one metal lead electroplated with a solderable metal. Typically, several semiconductor devices are processed together in a multiple unit leadframe strip. Such multiple unit strips are well known in the art.
Block 2 represents a die attach step where an electronic device or semiconductor die is bonded to a leadframe. Typically, leadframes comprise a die bond pad and have a plurality of leads or connective portions either coupled to or in proximity to the die bond pad. Leadframes typically comprise copper, a copper alloy, an iron/nickel alloy (e.g., Alloy 42), or the like. The semiconductor die is attached to the die bond pad using well known techniques.
Block 4 represents a wire bond step where conductive wires are attached or bonded at one end to wire bond pads on the semiconductor die and to particular leads at the opposite end. After wire bonding, the semiconductor die, the wire bonds, and a portion of each lead are encapsulated with, for example, an epoxy molding compound as represented by block 6. With only a portion of each lead encapsulated, the remaining portion of each lead is exposed (i.e., after encapsulation, a plurality of exposed leads are provided). Techniques and materials for wire bonding and encapsulating are well known in the art.
After encapsulation, the semiconductor devices are marked, typically with an ink, and subjected to a curing process to cure the molding compound and the ink. This is represented by blocks 8 and 10. In block 12, the semiconductor devices are then placed in an electroplating bath and the leads are electroplated with a solderable metal (e.g., lead/tin, indium/tin, antimony/tin, lead/indium, or the like) using well known techniques. When the solderable metal comprises two or more metals, the two or more metals are either electroplated individually in separate plating baths or are plated from an anode comprising an alloy of the two or more metals.
According to the present invention, after electroplating and before final assembly (i.e., before the electroplated leads are attached or soldered to a next level of assembly), the electroplated leads are heated or exposed to an elevated temperature that is sufficient to flow or melt the solderable metal. By exposing the electroplated leads to such a temperature, the adhesion between the solderable metal and the underlying leads is significantly improved. In addition, any extraneous plating (i.e., non-uniform coverage, localized thick areas, or nodules) is eliminated because the extraneous plating flows into the overall deposit.
Preferably, the heating step is done immediately following the electroplating process as represented by block 14. This is preferred because the improved adhesion positively impacts the trim and form step (block 16), the electrical testing step (block 18), and the packaging step (block 20). During the trim and form step, the electroplated leads are severed or trimmed from the leadframe strip to a desired length and bent or formed to a desired shape. This process separates the multiple unit strips into individual semiconductor devices. In those devices that do not require lead forming, the heat treatment step preferably is done before the leads are trimmed or severed from the leadframe strip.
Without the heat treatment step of block 14, portions of the solderable metal tend to delaminate or peel away from the underlying leads during the trim and form step. The delaminated solderable metal requires manufacturers to shut down equipment in order to clean it. This down-time negatively impacts throughput thereby increasing manufacturing costs. By heating the solderable metal prior to the trim and form step (block 16) according to the present invention, down-time at this step is greatly reduced.
During the electrical testing step of block 18, the semiconductor devices are tested according to specific electrical parameters. Without the heat treatment step of block 14, the delaminated solderable metal and/or excess plating can form bridges between adjacent leads thereby resulting in shorting problems. Also, the delaminated solderable metal obstructs or clogs test fixtures thereby causing down-time for cleaning. In addition, production personnel have to manually scrub the delaminating metal from the leads in order to make good contact to the test fixture, which negatively impacts throughput and reliability. With the heat treatment step of block 14, test yields are increased because bridging problems are reduced. Also, the heat treatment step enhances equipment up-time and throughput thereby reducing manufacturing costs.
During the packaging step of block 20, the individual semiconductor devices are loaded into packaging means for storing and protecting the semiconductor devices until they are used in a final or next level of assembly. A tape and reel apparatus is an example of a device used to package the semiconductor devices. Without the heat treatment step (block 14), the solderable metal further delaminates during the tape and reel step. This further delamination can result in bridging between adjacent leads and ultimately cause electrical shorts after final assembly. Also, it requires manufacturers to use a visual inspection step to catch any delamination problems, which adds process cycle time and costs. With the heat treatment step (block 14), further delamination at the packaging step is greatly reduced thereby reducing electrical shorting problems and visual inspection requirements.
Block 22 represents a final assembly step where the electroplated leads are attached or soldered to a next level of assembly. For example, the electroplated leads are metallurgically attached or soldered to metal bond pads located on a surface of a printed circuit board. In the prior art, this is the first time the solderable metal is heated to a temperature sufficient to flow the solderable metal. But as is readily apparent based on the above description, this is too late in the process flow to resolve the aforementioned problems that occur before the final assembly step.
FIG. 2 illustrates an isometric view of a preferred apparatus for use with the method according to the present invention. Apparatus 30 includes an upper heated gas tube 31 and a lower heated gas tube 32. Upper heated gas tube 31 and lower heated gas tube 32 each include an outer shell 33 and 34 respectively, a heating element 36 and 37 respectively, an inlet 38 and 39 respectively for introducing a carrier gas to be heated, and a plurality of holes 41 and 42 respectively for focusing the heated carrier gas (represented by arrows 44 and 46) onto an electronic or semiconductor device 47.
Heating elements 36 and 37 typically are resistive type heating elements and are coupled to an adjustable power supply (not shown). The adjustable power supply selected depends upon the desired temperature in which the carrier gas is to be heated. A carrier gas supply (not shown) is coupled to inlets 38 and 39. Preferably, a nitrogen carrier gas or the like is used. Heated gas tubes 31 and 32 are commercially available devices and can be obtained from Sylvania Corp.
Semiconductor device 47 is shown integrally part of an electroplated leadframe strip 48. Semiconductor device 47 further includes electroplated leads or connective portions 49 and an encapsulated portion 51 that covers or contains an electronic or semiconductor device and conductive connective means (e.g., wire bonds). Electroplated leadframe strip 48 includes a base metal 52 and an electroplated solderable metal 53 (this is more clearly shown in FIG. 3). Electroplated leads 49 also comprise base metal 52 and electroplated solderable metal 53. For example, base metal 52 comprises copper, a copper alloy, a nickel/iron alloy (e.g., Alloy 42), or the like and electroplated solderable metal 53 comprises a Sn/Pb alloy or the like.
FIG. 3 illustrates an enlarged cross-sectional view of the apparatus shown in FIG. 2 taken along reference line 3--3. Preferably, both upper heated gas tube 31 and lower heated gas tube 32 are placed a distance 54 and 56 respectively in a range from about 1.5 millimeters (mm) to about 3.0 mm from electroplated leadframe strip 48.
To flow or melt electroplated solderable metal 53, electroplated leadframe strip 48 including semiconductor device 47 is passed between (e.g., as represented by arrow 57 in FIGS. 2 and 3) upper heated gas tube 31 and lower heated gas tube 32. Preferably, when electroplated solderable metal 53 comprises an 80% Sn-20% Pb alloy, a carrier gas (e.g., nitrogen) is heated in heated gas tubes 31 and 32 such that the carrier gas has a temperature in a range from about 185° C. to about 220° C. when it reaches electroplated leads 49. A carrier gas pressure of about 5000 kilograms/square meter (about 7 to 8 pounds/square inch) at the carrier gas source is sufficient. The temperature of the carrier gas necessary to flow or melt solderable metal 53 is determined, for example, knowing the composition of the solderable metal and using widely available phase diagram information.
Electroplated leadframe strip 48 typically is passed between heated gas tubes 31 and 32 at a rate of about 50 mm/second when electroplated solderable metal 53 comprises an 80% Sn-20% Pb alloy that is about 4 microns to about 8 microns thick. This rate is adjusted up or down depending upon the type of solderable metal used, its thickness, and its grain structure. Additional sets of upper and lower heated gas tubes may be added to provide an additional heat source for flowing or melting electroplated solderable metal 53. The temperature of the carrier gas from one set of heated gas tubes may be the same, lower, or higher than the temperature of the carrier gas from the other set or sets of heated gas tubes. Although only one set of holes is shown in heated gas tubes 31 and 32, each heated gas tube may contain additional sets of holes near holes 41 and 42.
When used with an automated electroplating system such as a Technic electroplating system, apparatus 30 is conveniently placed adjacent the final loading apparatus to flow the solderable metal just before the leadframe strips are loaded into a holding magazine. Optionally, a belt furnace or the like is used to flow the electroplated solderable metal. However apparatus 30 is preferred because it is fast and is conveniently integrated at the end of the electroplating process.
By now it should be apparent that a method for use with semiconductor devices having leads that are electroplated with a solderable metal has been provided. By heating the electroplated solderable metal such that the solderable metal flows or melts, significant process and reliability problems are reduced during subsequent operations. This greatly reduces equipment down-time and manufacturing costs and greatly increases manufacturing cycle time. Also, a preferred apparatus for heating the solderable metal has been provided that conveniently integrates into standard electroplating equipment thereby simplifying process integration and making integration cost effective.

Claims (14)

We claim:
1. A method for making a semiconductor device having electroplated leads comprising the steps of:
providing a semiconductor device having a plurality of exposed leads, the semiconductor device including an encapsulated semiconductor die;
electroplating the plurality of exposed leads with a solderable metal to form a plurality of electroplated leads; and
heating the plurality of electroplated leads to an elevated temperature sufficient to flow the solderable metal to improve the adhesion between the solderable metal and the underlying exposed leads, wherein the step of heating the plurality of electroplated leads is done prior to attaching the semiconductor device to a next level of assembly.
2. The method of claim 1 wherein the step of providing the semiconductor device includes providing a semiconductor device having a plurality of exposed leads comprising a nickel/iron alloy.
3. The method of claim 1 wherein the step of providing the semiconductor device includes providing a semiconductor device having a plurality of exposed leads comprising a copper alloy.
4. The method of claim 1 wherein the step of providing the semiconductor device includes providing a semiconductor device having a plurality of exposed leads comprising copper.
5. The method of claim 1 wherein the step of heating the plurality of electroplated leads includes heating the plurality of electroplated leads with a heated gas tube.
6. The method of claim 1 wherein the step of electroplating the plurality of exposed leads with the solderable metal includes electroplating the plurality exposed leads with a Sn/Pb alloy.
7. The method of claim 6 wherein the step of electroplating the exposed leads with the Sn/Pb alloy includes electroplating the exposed leads with an 80% Sn-20% Pb alloy.
8. The method of claim 7 wherein the step of heating the plurality of electroplated leads includes heating the plurality of electroplated leads to a temperature in range from about 185° C. to about 220° C.
9. A process for forming an electronic device having an electroplated lead including the steps of:
providing the electronic device including an encapsulated device and an exposed metal lead;
electroplating the exposed metal lead with a solderable metal to form an electroplated lead; and
heating the electroplated lead at an elevated temperature sufficient to flow at least a portion of the solderable metal to improve the adhesion between the solderable metal and the underlying exposed leads, wherein the heating step occurs prior to metallurgically attaching the electroplated lead to an application substrate and after the electronic device has been encapsulated.
10. The process according to claim 9 wherein the heating step occurs prior to one of trimming and forming the electroplated lead.
11. The process according to claim 9 wherein the heating step occurs prior to electrically testing the electronic device.
12. The process according to claim 9 wherein the heating step is done using heated gas tubes.
13. A method for forming a semiconductor device having electroplated connective portions comprising the steps of:
placing a semiconductor device having a plurality of connective portions into an electroplating bath, wherein the plurality of connective portions comprise a first metal, and wherein the Semiconductor device includes an encapsulated semiconductor die;
electroplating a solderable metal onto the plurality of connective portions; and
exposing the solderable metal to a temperature sufficient to melt the solderable metal to improve the adhesion between the solderable metal and the underlying exposed leads, wherein the solderable metal is melted prior to one of trimming and shaping the plurality of connective portions.
14. The method of claim 13 wherein the step exposing the solderable metal to the temperature to melt the solderable metal includes heating the solderable metal with heated gas means.
US08/494,482 1995-06-26 1995-06-26 Method for making semiconductor devices having electroplated leads Expired - Lifetime US5529682A (en)

Priority Applications (6)

Application Number Priority Date Filing Date Title
US08/494,482 US5529682A (en) 1995-06-26 1995-06-26 Method for making semiconductor devices having electroplated leads
TW085102945A TW344122B (en) 1995-06-26 1996-03-12 Method for making semiconductor devices having electroplated leads
CN96107854A CN1092400C (en) 1995-06-26 1996-06-11 Method for making semiconductor devices having electroplated leads
EP96109698A EP0751555A3 (en) 1995-06-26 1996-06-17 Method for making semiconductor devices having electroplated leads
JP17847696A JP3191684B2 (en) 1995-06-26 1996-06-18 Method for manufacturing semiconductor element having electroplating lead
KR1019960022733A KR100479243B1 (en) 1995-06-26 1996-06-21 Method for manufacturing a semiconductor device having an electroplated lead

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US08/494,482 US5529682A (en) 1995-06-26 1995-06-26 Method for making semiconductor devices having electroplated leads

Publications (1)

Publication Number Publication Date
US5529682A true US5529682A (en) 1996-06-25

Family

ID=23964676

Family Applications (1)

Application Number Title Priority Date Filing Date
US08/494,482 Expired - Lifetime US5529682A (en) 1995-06-26 1995-06-26 Method for making semiconductor devices having electroplated leads

Country Status (6)

Country Link
US (1) US5529682A (en)
EP (1) EP0751555A3 (en)
JP (1) JP3191684B2 (en)
KR (1) KR100479243B1 (en)
CN (1) CN1092400C (en)
TW (1) TW344122B (en)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5863816A (en) * 1996-12-28 1999-01-26 Lg Semicon Co., Ltd. Fabrication method for chip size semiconductor package
US20060266446A1 (en) * 2005-05-25 2006-11-30 Osenbach John W Whisker-free electronic structures
CN114908390A (en) * 2022-05-11 2022-08-16 甬矽半导体(宁波)有限公司 Wiring layer manufacturing method and semiconductor device

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4012832A (en) * 1976-03-12 1977-03-22 Sperry Rand Corporation Method for non-destructive removal of semiconductor devices
US4894752A (en) * 1987-07-14 1990-01-16 Shinko Electric Industries, Co., Ltd. Lead frame for a semiconductor device
US5167794A (en) * 1990-04-16 1992-12-01 Mitsubishi Denki Kabushiki Kaisha Method for producing lead frame material

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE3040676A1 (en) * 1980-10-29 1982-05-27 Philips Patentverwaltung Gmbh, 2000 Hamburg Semiconductor devices made using metal lead frame strip - where leads are coated with tin prior to assembling semiconductor chips into strip
JPH01143245A (en) * 1987-11-27 1989-06-05 Nec Corp Manufacture of semiconductor device
JPH0760881B2 (en) * 1989-07-19 1995-06-28 株式会社東芝 Solder application method for semiconductor devices
JPH03159162A (en) * 1989-11-17 1991-07-09 Hitachi Ltd Lead manufacturing method
US5075258A (en) * 1990-07-31 1991-12-24 Motorola, Inc. Method for plating tab leads in an assembled semiconductor package
JP2629460B2 (en) * 1991-01-25 1997-07-09 日本電気株式会社 Hybrid integrated circuit device

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4012832A (en) * 1976-03-12 1977-03-22 Sperry Rand Corporation Method for non-destructive removal of semiconductor devices
US4894752A (en) * 1987-07-14 1990-01-16 Shinko Electric Industries, Co., Ltd. Lead frame for a semiconductor device
US5167794A (en) * 1990-04-16 1992-12-01 Mitsubishi Denki Kabushiki Kaisha Method for producing lead frame material

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5863816A (en) * 1996-12-28 1999-01-26 Lg Semicon Co., Ltd. Fabrication method for chip size semiconductor package
US20060266446A1 (en) * 2005-05-25 2006-11-30 Osenbach John W Whisker-free electronic structures
CN114908390A (en) * 2022-05-11 2022-08-16 甬矽半导体(宁波)有限公司 Wiring layer manufacturing method and semiconductor device

Also Published As

Publication number Publication date
KR970003896A (en) 1997-01-29
TW344122B (en) 1998-11-01
JP3191684B2 (en) 2001-07-23
JPH0917933A (en) 1997-01-17
CN1092400C (en) 2002-10-09
EP0751555A2 (en) 1997-01-02
KR100479243B1 (en) 2005-08-01
CN1140899A (en) 1997-01-22
EP0751555A3 (en) 1998-07-08

Similar Documents

Publication Publication Date Title
US7939378B2 (en) Palladium-spot leadframes for high adhesion semiconductor devices and method of fabrication
US6194777B1 (en) Leadframes with selective palladium plating
US7064008B2 (en) Semiconductor leadframes plated with thick nickel, minimum palladium, and pure tin
KR101026586B1 (en) Semiconductor device comprising leadframe for improved moisture reliability and improved solderability of semiconductor device and manufacturing method thereof
US20070269932A1 (en) Semiconductor Device Having Post-Mold Nickel/Palladium/Gold Plated Leads
US6583500B1 (en) Thin tin preplated semiconductor leadframes
JPH065760A (en) Package lead for surface mountint type semiconductor device
US6376901B1 (en) Palladium-spot leadframes for solder plated semiconductor devices and method of fabrication
JP2000277672A (en) Lead frame, manufacture thereof, and semiconductor device
US6519845B1 (en) Wire bonding to dual metal covered pad surfaces
US20020047186A1 (en) Semiconductor leadframes comprising silver plating
US5529682A (en) Method for making semiconductor devices having electroplated leads
US20040183166A1 (en) Preplated leadframe without precious metal
EP0384586A2 (en) High reliability plastic package for integrated circuits
JPH0445985B2 (en)
KR0169893B1 (en) Power package with direct connection between dummy lead and heat sink
JPH08274242A (en) Semiconductor device and its manufacture
EP0380176A1 (en) method for producing a solderable finish on metal frames for semiconductors
JPH0385750A (en) Semiconductor device and its mounting method
JPS60165745A (en) Resin-encapsulated semiconductor device
TW541362B (en) Lead-free electroplating process
JPS58123744A (en) Manufacture of lead frame and semiconductor device
JPH098200A (en) Method for manufacturing semiconductor device
JP2005228835A (en) Manufacturing method of semiconductor device
JPH0273690A (en) Manufacture of mounting board

Legal Events

Date Code Title Description
AS Assignment

Owner name: MOTOROLA, INC., ILLINOIS

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:KNAPP, JAMES H.;CARNEY, FRANCIS J. JR.;REEL/FRAME:007574/0298

Effective date: 19950622

STCF Information on status: patent grant

Free format text: PATENTED CASE

REMI Maintenance fee reminder mailed
FPAY Fee payment

Year of fee payment: 4

SULP Surcharge for late payment
FPAY Fee payment

Year of fee payment: 8

AS Assignment

Owner name: FREESCALE SEMICONDUCTOR, INC., TEXAS

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:MOTOROLA, INC.;REEL/FRAME:015698/0657

Effective date: 20040404

Owner name: FREESCALE SEMICONDUCTOR, INC.,TEXAS

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:MOTOROLA, INC.;REEL/FRAME:015698/0657

Effective date: 20040404

AS Assignment

Owner name: CITIBANK, N.A. AS COLLATERAL AGENT, NEW YORK

Free format text: SECURITY AGREEMENT;ASSIGNORS:FREESCALE SEMICONDUCTOR, INC.;FREESCALE ACQUISITION CORPORATION;FREESCALE ACQUISITION HOLDINGS CORP.;AND OTHERS;REEL/FRAME:018855/0129

Effective date: 20061201

Owner name: CITIBANK, N.A. AS COLLATERAL AGENT,NEW YORK

Free format text: SECURITY AGREEMENT;ASSIGNORS:FREESCALE SEMICONDUCTOR, INC.;FREESCALE ACQUISITION CORPORATION;FREESCALE ACQUISITION HOLDINGS CORP.;AND OTHERS;REEL/FRAME:018855/0129

Effective date: 20061201

FPAY Fee payment

Year of fee payment: 12

AS Assignment

Owner name: CITIBANK, N.A., AS COLLATERAL AGENT,NEW YORK

Free format text: SECURITY AGREEMENT;ASSIGNOR:FREESCALE SEMICONDUCTOR, INC.;REEL/FRAME:024397/0001

Effective date: 20100413

Owner name: CITIBANK, N.A., AS COLLATERAL AGENT, NEW YORK

Free format text: SECURITY AGREEMENT;ASSIGNOR:FREESCALE SEMICONDUCTOR, INC.;REEL/FRAME:024397/0001

Effective date: 20100413

AS Assignment

Owner name: CITIBANK, N.A., AS NOTES COLLATERAL AGENT, NEW YORK

Free format text: SECURITY AGREEMENT;ASSIGNOR:FREESCALE SEMICONDUCTOR, INC.;REEL/FRAME:030633/0424

Effective date: 20130521

Owner name: CITIBANK, N.A., AS NOTES COLLATERAL AGENT, NEW YOR

Free format text: SECURITY AGREEMENT;ASSIGNOR:FREESCALE SEMICONDUCTOR, INC.;REEL/FRAME:030633/0424

Effective date: 20130521

AS Assignment

Owner name: CITIBANK, N.A., AS NOTES COLLATERAL AGENT, NEW YORK

Free format text: SECURITY AGREEMENT;ASSIGNOR:FREESCALE SEMICONDUCTOR, INC.;REEL/FRAME:031591/0266

Effective date: 20131101

Owner name: CITIBANK, N.A., AS NOTES COLLATERAL AGENT, NEW YOR

Free format text: SECURITY AGREEMENT;ASSIGNOR:FREESCALE SEMICONDUCTOR, INC.;REEL/FRAME:031591/0266

Effective date: 20131101

AS Assignment

Owner name: FREESCALE SEMICONDUCTOR, INC., TEXAS

Free format text: PATENT RELEASE;ASSIGNOR:CITIBANK, N.A., AS COLLATERAL AGENT;REEL/FRAME:037354/0225

Effective date: 20151207

Owner name: FREESCALE SEMICONDUCTOR, INC., TEXAS

Free format text: PATENT RELEASE;ASSIGNOR:CITIBANK, N.A., AS COLLATERAL AGENT;REEL/FRAME:037356/0553

Effective date: 20151207

Owner name: FREESCALE SEMICONDUCTOR, INC., TEXAS

Free format text: PATENT RELEASE;ASSIGNOR:CITIBANK, N.A., AS COLLATERAL AGENT;REEL/FRAME:037356/0143

Effective date: 20151207

AS Assignment

Owner name: MORGAN STANLEY SENIOR FUNDING, INC., MARYLAND

Free format text: ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS;ASSIGNOR:CITIBANK, N.A.;REEL/FRAME:037486/0517

Effective date: 20151207

AS Assignment

Owner name: MORGAN STANLEY SENIOR FUNDING, INC., MARYLAND

Free format text: ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS;ASSIGNOR:CITIBANK, N.A.;REEL/FRAME:037518/0292

Effective date: 20151207

AS Assignment

Owner name: NXP, B.V., F/K/A FREESCALE SEMICONDUCTOR, INC., NETHERLANDS

Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:MORGAN STANLEY SENIOR FUNDING, INC.;REEL/FRAME:040925/0001

Effective date: 20160912

Owner name: NXP, B.V., F/K/A FREESCALE SEMICONDUCTOR, INC., NE

Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:MORGAN STANLEY SENIOR FUNDING, INC.;REEL/FRAME:040925/0001

Effective date: 20160912

AS Assignment

Owner name: NXP B.V., NETHERLANDS

Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:MORGAN STANLEY SENIOR FUNDING, INC.;REEL/FRAME:040928/0001

Effective date: 20160622

AS Assignment

Owner name: MORGAN STANLEY SENIOR FUNDING, INC., MARYLAND

Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE PATENTS 8108266 AND 8062324 AND REPLACE THEM WITH 6108266 AND 8060324 PREVIOUSLY RECORDED ON REEL 037518 FRAME 0292. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS;ASSIGNOR:CITIBANK, N.A.;REEL/FRAME:041703/0536

Effective date: 20151207

AS Assignment

Owner name: SHENZHEN XINGUODU TECHNOLOGY CO., LTD., CHINA

Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE TO CORRECT THE APPLICATION NO. FROM 13,883,290 TO 13,833,290 PREVIOUSLY RECORDED ON REEL 041703 FRAME 0536. ASSIGNOR(S) HEREBY CONFIRMS THE THE ASSIGNMENT AND ASSUMPTION OF SECURITYINTEREST IN PATENTS.;ASSIGNOR:MORGAN STANLEY SENIOR FUNDING, INC.;REEL/FRAME:048734/0001

Effective date: 20190217

AS Assignment

Owner name: MORGAN STANLEY SENIOR FUNDING, INC., MARYLAND

Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION11759915 AND REPLACE IT WITH APPLICATION 11759935 PREVIOUSLY RECORDED ON REEL 037486 FRAME 0517. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT AND ASSUMPTION OF SECURITYINTEREST IN PATENTS;ASSIGNOR:CITIBANK, N.A.;REEL/FRAME:053547/0421

Effective date: 20151207

AS Assignment

Owner name: NXP B.V., NETHERLANDS

Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVEAPPLICATION 11759915 AND REPLACE IT WITH APPLICATION11759935 PREVIOUSLY RECORDED ON REEL 040928 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE RELEASE OF SECURITYINTEREST;ASSIGNOR:MORGAN STANLEY SENIOR FUNDING, INC.;REEL/FRAME:052915/0001

Effective date: 20160622

AS Assignment

Owner name: NXP, B.V. F/K/A FREESCALE SEMICONDUCTOR, INC., NETHERLANDS

Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVEAPPLICATION 11759915 AND REPLACE IT WITH APPLICATION11759935 PREVIOUSLY RECORDED ON REEL 040925 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE RELEASE OF SECURITYINTEREST;ASSIGNOR:MORGAN STANLEY SENIOR FUNDING, INC.;REEL/FRAME:052917/0001

Effective date: 20160912