US5173127A - Semi-insulating inp single crystals, semiconductor devices having substrates of the crystals and processes for producing the same - Google Patents
Semi-insulating inp single crystals, semiconductor devices having substrates of the crystals and processes for producing the same Download PDFInfo
- Publication number
- US5173127A US5173127A US07/661,616 US66161691A US5173127A US 5173127 A US5173127 A US 5173127A US 66161691 A US66161691 A US 66161691A US 5173127 A US5173127 A US 5173127A
- Authority
- US
- United States
- Prior art keywords
- single crystal
- inp single
- inp
- semi
- resistivity
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
- 239000013078 crystal Substances 0.000 title claims abstract description 110
- 239000004065 semiconductor Substances 0.000 title claims abstract description 29
- 239000000758 substrate Substances 0.000 title claims abstract description 28
- 238000000034 method Methods 0.000 title abstract description 23
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 claims description 41
- 229910004205 SiNX Inorganic materials 0.000 claims description 5
- 229910052782 aluminium Inorganic materials 0.000 claims description 4
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 claims description 4
- 229910052681 coesite Inorganic materials 0.000 claims description 4
- 229910052906 cristobalite Inorganic materials 0.000 claims description 4
- 239000000377 silicon dioxide Substances 0.000 claims description 4
- 229910052682 stishovite Inorganic materials 0.000 claims description 4
- 229910052905 tridymite Inorganic materials 0.000 claims description 4
- 238000005468 ion implantation Methods 0.000 claims description 2
- 229910052710 silicon Inorganic materials 0.000 claims description 2
- 229910052732 germanium Inorganic materials 0.000 claims 2
- GNPVGFCGXDBREM-UHFFFAOYSA-N germanium atom Chemical compound [Ge] GNPVGFCGXDBREM-UHFFFAOYSA-N 0.000 claims 2
- 229910052709 silver Inorganic materials 0.000 claims 2
- 239000004332 silver Substances 0.000 claims 2
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 claims 1
- 239000010703 silicon Substances 0.000 claims 1
- OAICVXFJPJFONN-UHFFFAOYSA-N Phosphorus Chemical compound [P] OAICVXFJPJFONN-UHFFFAOYSA-N 0.000 abstract description 9
- 229910052698 phosphorus Inorganic materials 0.000 abstract description 5
- 239000011574 phosphorus Substances 0.000 abstract description 5
- 235000012431 wafers Nutrition 0.000 description 54
- 239000003708 ampul Substances 0.000 description 36
- 239000010453 quartz Substances 0.000 description 33
- BHEPBYXIRTUNPN-UHFFFAOYSA-N hydridophosphorus(.) (triplet) Chemical compound [PH] BHEPBYXIRTUNPN-UHFFFAOYSA-N 0.000 description 26
- 230000037230 mobility Effects 0.000 description 25
- 238000010438 heat treatment Methods 0.000 description 18
- 150000001875 compounds Chemical class 0.000 description 15
- 238000009413 insulation Methods 0.000 description 11
- 230000003647 oxidation Effects 0.000 description 11
- 238000007254 oxidation reaction Methods 0.000 description 11
- 150000002500 ions Chemical class 0.000 description 7
- 239000000370 acceptor Substances 0.000 description 6
- 239000012535 impurity Substances 0.000 description 6
- 239000007789 gas Substances 0.000 description 5
- 239000007788 liquid Substances 0.000 description 5
- 230000004913 activation Effects 0.000 description 4
- 230000007547 defect Effects 0.000 description 3
- 238000005259 measurement Methods 0.000 description 3
- XKRFYHLGVUSROY-UHFFFAOYSA-N Argon Chemical compound [Ar] XKRFYHLGVUSROY-UHFFFAOYSA-N 0.000 description 2
- MYMOFIZGZYHOMD-UHFFFAOYSA-N Dioxygen Chemical compound O=O MYMOFIZGZYHOMD-UHFFFAOYSA-N 0.000 description 2
- KRHYYFGTRYWZRS-UHFFFAOYSA-N Fluorane Chemical compound F KRHYYFGTRYWZRS-UHFFFAOYSA-N 0.000 description 2
- NBIIXXVUZAFLBC-UHFFFAOYSA-N Phosphoric acid Chemical compound OP(O)(O)=O NBIIXXVUZAFLBC-UHFFFAOYSA-N 0.000 description 2
- 238000001816 cooling Methods 0.000 description 2
- 229910001882 dioxygen Inorganic materials 0.000 description 2
- 238000004519 manufacturing process Methods 0.000 description 2
- 238000000059 patterning Methods 0.000 description 2
- 238000007789 sealing Methods 0.000 description 2
- 229910000530 Gallium indium arsenide Inorganic materials 0.000 description 1
- 229910000147 aluminium phosphate Inorganic materials 0.000 description 1
- 238000000137 annealing Methods 0.000 description 1
- 229910052786 argon Inorganic materials 0.000 description 1
- OEDMOCYNWLHUDP-UHFFFAOYSA-N bromomethanol Chemical compound OCBr OEDMOCYNWLHUDP-UHFFFAOYSA-N 0.000 description 1
- 239000000969 carrier Substances 0.000 description 1
- 230000015556 catabolic process Effects 0.000 description 1
- 238000000151 deposition Methods 0.000 description 1
- 238000010586 diagram Methods 0.000 description 1
- 238000010494 dissociation reaction Methods 0.000 description 1
- 230000005593 dissociations Effects 0.000 description 1
- 238000005530 etching Methods 0.000 description 1
- 230000002349 favourable effect Effects 0.000 description 1
- 230000005669 field effect Effects 0.000 description 1
- 239000012212 insulator Substances 0.000 description 1
- 230000005527 interface trap Effects 0.000 description 1
- 238000002955 isolation Methods 0.000 description 1
- 229910052751 metal Inorganic materials 0.000 description 1
- 239000002184 metal Substances 0.000 description 1
- 239000003960 organic solvent Substances 0.000 description 1
- 230000001590 oxidative effect Effects 0.000 description 1
- 238000000623 plasma-assisted chemical vapour deposition Methods 0.000 description 1
- 230000000717 retained effect Effects 0.000 description 1
- 238000004544 sputter deposition Methods 0.000 description 1
Images
Classifications
-
- C—CHEMISTRY; METALLURGY
- C30—CRYSTAL GROWTH
- C30B—SINGLE-CRYSTAL GROWTH; UNIDIRECTIONAL SOLIDIFICATION OF EUTECTIC MATERIAL OR UNIDIRECTIONAL DEMIXING OF EUTECTOID MATERIAL; REFINING BY ZONE-MELTING OF MATERIAL; PRODUCTION OF A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; SINGLE CRYSTALS OR HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; AFTER-TREATMENT OF SINGLE CRYSTALS OR A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; APPARATUS THEREFOR
- C30B33/00—After-treatment of single crystals or homogeneous polycrystalline material with defined structure
-
- C—CHEMISTRY; METALLURGY
- C30—CRYSTAL GROWTH
- C30B—SINGLE-CRYSTAL GROWTH; UNIDIRECTIONAL SOLIDIFICATION OF EUTECTIC MATERIAL OR UNIDIRECTIONAL DEMIXING OF EUTECTOID MATERIAL; REFINING BY ZONE-MELTING OF MATERIAL; PRODUCTION OF A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; SINGLE CRYSTALS OR HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; AFTER-TREATMENT OF SINGLE CRYSTALS OR A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; APPARATUS THEREFOR
- C30B29/00—Single crystals or homogeneous polycrystalline material with defined structure characterised by the material or by their shape
- C30B29/10—Inorganic compounds or compositions
- C30B29/40—AIIIBV compounds wherein A is B, Al, Ga, In or Tl and B is N, P, As, Sb or Bi
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/12—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/20—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only AIIIBV compounds
- H01L29/207—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only AIIIBV compounds further characterised by the doping material
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
Definitions
- the present invention relates to a semi-insulating InP single crystals used in electronic devices, in particular, OEICs (i.e., optolectronic IC), HEMTs (i.e., high electron mobility transistor) and ion implanted FETs (i.e., field effect transistor), to a process of producing the InP single crystals, to a semiconductor device and a process of producing the semiconductor device, and more particularly to a MISFET (i.e., metal insulator semiconductor FET) and a process of producing the MISFET.
- OEICs i.e., optolectronic IC
- HEMTs i.e., high electron mobility transistor
- ion implanted FETs i.e., field effect transistor
- the amount of Fe, Co or Cr doping the compound semiconductor crystals for the semi-insulation is preferred to be as small as possible. This is because Fe, Co and Cr serve as deep acceptors in ion implanted electronic devices and substrates made of these Fe, Co or Cr doped compound semiconductor crystals, e.g., an FET, and they reduce the activation efficiency of implanted ions therein. In the case of devices operating at high frequencies such as an OEIC or HEMT, Fe, Co and Cr diffuse in the epitaxial layers, trap carriers and deteriorate high-frequency and high-speed performances.
- Fe, Co and Cr easily segregate so that the concentrations thereof differ in upper and lower portions of the compound semiconductor crystals, resulting in the nonuniformity of activation efficiency over the crystal, and therefore resulting in low yields of compound semiconductor crystals doped with Fe, Co or Cr.
- Fe doped InP single crystals have been generally used for semi-insulating InP single crystal substrates for electronic devices.
- concentration of Fe in InP single crystal is less than 0.2 ppmw, the resistivity is reduced to below 10 6 ⁇ cm and the semi-insulation is deteriorated.
- a reduced concentration of all of Fe, Co and Cr in the compound semiconductor single crystal reduces the resistivity of the compound semiconductor single crystal since the concentration of a native impurity (i.e., residual impurity) providing a donor amounts to a level of reduced concentration of all of the Fe, Co and Cr.
- a native impurity i.e., residual impurity
- the present inventors proposed that the electrically active point defect, as well as the compensation by donors and deep acceptors characterize the mechanism of semi-insulating the InP single crystal and diligently studied to discover that controlling the density of the point defect by means of heat-treating the InP single crystal caused even a much lower concentration of the deep acceptors than a prior art concentration thereof so as to semi-insulate the InP single crystal or compound semiconductor single crystal.
- the techique of the Japanese patent application SHO.63-220632 is a process which includes the steps of vacuum sealing in a quartz ampoule a compound semiconductor crystal wafer including a concentration of 0.2 ppmw or less of Fe, Co or Cr, placing in the quartz ampoule an element of the compound semiconductor crystal wafer or a compound semiconductor crystal including the element, and heating the quartz ampoule at 400°-640° C. so that the pressure in the quartz ampoule is equal to or higher than a dissociation pressure of the element of the compound semiconductor crystal wafer.
- Hofmann et al discloses in "Appl. Phys. A 48, pages 315-319 (1989)" that heat-treating an undoped InP single crystal wafer with a 3.5 ⁇ 10 15 cm -3 concentration of a carrier at a phosphorous vapor pressure of about 5 kg/cm 2 (i.e., 5 bar) at 900° C. for 80 hr, produced an InP wafer having a resistivity of 2 ⁇ 10 7 ⁇ cm. This is supposed because the electrically active point defect is concerned in the same manner as in the process of the Japanese patent application SHO. 63-220632.
- the present inventors further studied from the process of the Japanese patent application SHO. 63-220632 to discover that even heat-treating an undoped InP single crystal including a concentration of 0.05 ppmw or less for all of Fe, Co and Cr failed to semi-insulate the crystal.
- the present invention was made on the basis of the above discoveries.
- a first aspect of the present invention is to provide an undoped semi-insulating InP single crystal having a resistivity of 10 6 ⁇ cm or more at 300 K and a mobility of above 3,000 cm 2 /V ⁇ s, the crystal having a concentration of 0.05 ppmw or less (i.e., the resolution of an analyzer) of all the native Fe, Co and Cr.
- a second aspect of the present invention is to provide a process of producing the semi-insulating InP single crystal of the first aspect of the present invention, including the steps of placing and vacuum sealing both an undoped InP single crystal intermediate including a concentration of 0.05 ppmw or less of all the native Fe, Co and Cr (i.e., a retained impurity) and a predetermined amount of phosphorus in a quartz ampoule; and heating the quartz ampoule so that the absolute phosphorous vapor pressure in the quartz ampoule exceeds 6 kg/cm 2 .
- the InP single crystal intermediate is preferably derived from an InP polycrystal having a carrier concentration of 3 ⁇ 10 15 cm -3 or less.
- a third aspect of the present invention is to provide a MISFET including a substrate made of a semi-insulating InP single crystal of the first aspect of the present invention, an insulating layer formed on the top surface of the substrate, a gate electrode formed on the insulating layer and a source electrode and a drain electrode both formed on the top surface of the substrate, the source and drain electrodes being formed on opposite sides of the gate electrode.
- a fourth aspect of the present invention is to provide a process of producing a MISFET of the third aspect of the present invention.
- the substrate made of the an undoped InP single crystal of the first aspect of the present invention is placed in a vacuum ampoule, a predetermined amount of phosphorus and a predetermined amount of oxygen gas are added and then the vacuum ampoule is heated, preferably to oxidize the surface of the substrate under a phosphorous vapor pressure to produce the insulating layer.
- an InAlAs layer of a high bandgap causes a band bend in an active layer comprising an undoped InGaAs layer to produce a channel of high carrier concentration in the active layer.
- the MISFET of the third aspect of the present invention includes a high bandgap layer comprising an insulating layer, e.g., a thermally oxidized layer, of SiN x or SiO 2 , of a high bandgap instead of the InAlAs layer of a HEMT, and an InP single crystal substrate having an electron mobility of above 3,000 cm 2 /V ⁇ s instead of the active layer of a HEMT.
- an application of a positive voltage to the gate formed on the insulating layer of the MISFET thus causes a band bend in the interface between the insulating layer and substrate to produce a channel of high electron density.
- the MISFET has a two-dimensional electron layer of a high electron mobility to provide essentially the same high-speed electronic device as a HEMT. Since the interior of the substrate has a semi-insulation of a resistivity of 1 ⁇ 10 6 ⁇ cm, an isolation of devices formed in the substrate is facilitated, which is favorable for production of an IC.
- thermally oxidizing the surface of the InP single crystal substrate under the phosphorous vapor pressure produces the insulating layer, the insulating layer takes in an impurity present on the top surface of the substrate to reduce the interface trap level density of the substrate, resulting in a higher-speed electronic device.
- the InP single crystal of the first aspect of the present invention has high resistivity and high mobility although the concentration of all of Fe, Co and Cr is 0.05 ppmw or less. Therefore, it is appropriate for a semi-insulating compound semiconductor substrate for electronic devices.
- the Fe concentration thereof is so low that Fe cannot diffuse in an epitaxial layer. This provides an OEIC and HEMT having good high-frequency and high-speed performances.
- the Fe is low so that the activation ratio of implanted ions is increased.
- amounts of Fe segregating in upper and lower areas of the InP single crystal are negligible so that the activation ratio of the implanted ions are uniform over the InP single crystal, thus increasing yields of the OEIC and HEMT devices.
- FIG. 1 is a graph of a relationship between the phosphorous vapor pressure in heat-treating an undoped InP single crystal and the mobility of a final InP single crystal;
- FIG. 2 is a graph of the relationship between the resistivity of the final InP single crystal wafer and the phosphorous vapor pressure in heat-treating an undoped InP single crystal when an InP single crystal wafer which has been subject to the FIG. 1 heat-treatment is cap annealed;
- FIG. 3 is a graph of the relationship between the mobility of the final InP single crystal wafer and the phosphorous vapor pressure in heat-treating an undoped InP single crystal when the InP single crystal wafer which has been subject to the FIG. 1 heat-treatment is cap annealed;
- FIG. 4 is a graph of the relationship between a phosphorous vapor pressure in heat-treating an InP single crystal produced from raw InP polycrystals of two different carrier concentrations and the resistivity of the final InP single crystal wafer;
- FIG. 5 is a graph of a relationship between the carrier concentration of a used raw InP polycrystal and the resistivity of an InP single crystal wafer after heat-treatment
- FIG. 6 is a graph of a relationship between the carrier concentration of a used raw InP polycrystal and the mobility of an InP single crystal wafer after heat-treatment
- FIG. 7 is a schematic diagram of an energy band of a MIS device of the third aspect of the present invention.
- FIG. 8 is schematic cross-section of a MISFET of one embodiment of the third aspect of the present invention.
- An undoped InP single crystal ingot of a concentration of 0.05 ppmw (i.e., the resolution of an analyzer) or less for all of Fe, Co and Cr was grown from a raw InP polycrystal of a (1-3) ⁇ 10 15 cm -3 carrier concentration by the Liquid encapsulated Czochralski method.
- a 0.5 mm thick as-cut undoped InP single crystal wafer was sliced from the InP single crystal ingot.
- the InP single crystal wafer and a red phosphorus were placed in a quartz ampoule.
- a gas in the ampoule was evacuated so that the pressure therein was 1 ⁇ 10 -6 torr.
- an oxyhydrogen burner melted the open end of the quartz ampoule to seal the quartz ampoule.
- the amount of the red phosphorous was adjusted so that the phosphorous vapor absolute pressure in the quartz ampoule was 15 kg/cm 2 at 900° C., i.e., a heat treatment temperature.
- the quartz ampoule was placed in a closed type horizontal heating furnace, heated and held at 900° C.
- the used horizontal heating furnace can allow a pressure of up to 100 kg/cm 2 (gauge pressure).
- the heating furnace received an argon gas of a pressure corresponding to a phosphorous vapor pressure at an increasing or cooling temperature in order to maintain a pressure balance inside and outside the quartz ampoule and avoid a breakdown in the quartz ampoule.
- a 50 ⁇ m thickness of the surface of InP wafers of Examples 1 and 2 was lapped. Then, the resistivity and mobility of the InP wafer were measured at 300K by Van der Pauw method.
- Table 1 contains the resistivity and mobility of the control of an undoped InP single crystal which was heat treated at 900° C. under a 5 kg/cm 2 phosphorous vapor absolute pressure for 80 hr.
- FIG. 1 is a graph of the measured mobility values.
- heat-treating the undoped InP single crystal wafer so that the phosphorous vapor pressure in the heat treatment was above an absolute 6 kg/cm 2 produced a semi-insulative InP single crystal of a resistivity of 1 ⁇ 10 6 or more and an above 3,000 cm 2 /V ⁇ s mobility both at 300 K.
- FIGS. 2 and 3 represent the result of this measurement.
- the symbol of a black circle indicates values before the cap anneal and the symbol of a white circle indicates values after the cap anneal.
- FIG. 2 indicates that the resistivity of the InP wafer was constant irrespective of the phosphorous vapor absolute pressure.
- FIG. 3 indicates that the mobility of the InP wafer was slightly reduced but maintained at 3,200 cm 2 /V ⁇ s or more so as to sufficiently be within a practical range.
- An undoped InP single crystal ingot with a concentration of 0.05 ppmw or less for all of Fe, Co and Cr was grown from a raw InP polycrystal having a 1 ⁇ 10 15 cm -3 carrier concentration by the Liquid encapsulated Czochralski method.
- Annealed wafers were removed from the ampoule and 50 ⁇ m thickness lapped and etched. Then, the resistivity and mobility of the InP wafer were measured at 300 K by the Van Der Pauw method.
- FIG. 4 shows the result of the measurement.
- the symbol of a black circle indicates the resistivity of the InP wafer of Example 3 and the symbol of a white triangle indicates the resistivity of an undoped InP single crystal wafer, the control, grown from an InP polycrystal having a 5 ⁇ 10 15 cm -3 carrier concentration by the liquid encapsulated Czochralski method and heat-treated in the same manner as in Example 3.
- heat-treating the InP single crystal wafer produced from the raw InP polycrystal of the 5 ⁇ 10 15 cm -3 carrier concentration under the absolute phosphorous vapor pressure of 7.5 kg/cm 2 failed to provide an InP single crystal wafer of a high resistivity and on the other hand, heat-treating the InP single crystal wafer produced from the raw InP polycrystal having the 5 ⁇ 10 14 cm -3 carrier concentration under absolute the phosphorous vapor pressure of 6 kg/cm 2 failed to provide an InP single crystal wafer of a high resistivity.
- the resistivities of the both were 4,000 cm 2 /V ⁇ s or more.
- FIG. 5 represents a relationship between carrier concentrations of a raw InP polycrystal and resistivities of a final InP single crystal wafer when undoped InP single crystal ingots were grown from InP polycrystals of different carrier concentrations by the liquid encapsulated Czochralski method and InP single crystal wafers sliced from the InP single crystal ingots and the InP single crystal wafers were heat treated under the absolute phosphorous vapor pressure of 7.5 kg/cm 2 in essentially the same manner as described above in Example 3.
- FIG. 6 represents a relationship between carrier concentrations of the raw InP polycrystal and the mobilities of the final InP single crystal wafer in the same case of FIG. 5.
- a carrier concentration of 3 ⁇ 10 15 cm -3 or less of the raw InP polycrystal provides a resistivity of 10 6 ⁇ cm or more for the final InP single crystal wafer and a mobility of 3000 cm 2 /V ⁇ s or more.
- the mobility of the final InP single crystal wafer increases beyond a carrier concentration of 5 ⁇ 10 15 cm -3 because the final InP single crystal wafer was not semi-insulating.
- Examples 1-3 have described the InP single crystal wafer when the heat treatment temperature was 900° C. However, a semi-insulating InP single crystal, semiconductor device with a substrate of crystal and processes of producing them are disclosed. Heat-treating an undoped InP single crystal having a concentration of 0.05 ppmw or less for all native Fe, Co and Cr under a phosphorous vapor pressure at other temperatures provided a semi-insulating InP single crystal of a resistivity of 1 ⁇ 10 6 ⁇ cm or more and a mobility of above 3,000 cm 2 /V ⁇ s both at 300K.
- Example 4 describes a MISFET with a substrate made of an InP single crystal wafer of the first aspect of the present invention and a process for producing the MISFET.
- An undoped n-type InP single crystal ingot with a 2-inch diameter and a concentration of 0.05 ppmw or less for all of Fe, Co and Cr was grown along the ⁇ 100> orientation from a raw InP polycrystal having a carrier concentration of 1 ⁇ 10 15 cm -3 by the Liquid encapsulated Czochralski method.
- the InP single crystal ingot was sliced in a transverse direction to the pull axis thereof.
- the sliced InP wafer was washed with an organic solvent, then etched with bromomethanol and then washed with HF (i.e., hydrofluoric acid) immediately before an oxidation of the InP wafer.
- HF i.e., hydrofluoric acid
- the InP wafer and red phosphorous were placed in a quartz ampoule.
- a gas in the quartz ampoule was evacuated so that the pressure therein was 1 ⁇ 10 -6 torr.
- an oxyhydrogen burner melted the open end of the quartz ampoule to seal the quartz ampoule.
- the amount of the red phosphorous was adjusted so that the phosphorous vapor absolute pressure in the quartz ampoule was 15 kg/cm 2 at 900° C., i.e., a heat-treatment temperature. Then, the quartz ampoule was placed in the horizontal heating furnace, heated and held at a 900° C. for 20 hr and then naturally cooled.
- the undoped semi-insulating InP single crystal wafer was pretreated with a phosphoric acid etchant. Then, the pretreated InP single crystal wafer and a predetermined amount of phosphorus were placed in a quartz ampoule.
- a gas in the quartz ampoule was evacuated to vacuum. Then, oxygen gas of a pressure of 1.0 atm was introduced into the quartz ampoule. Then, the quartz ampoule was sealed.
- the predetermined amount of phosphorus was such that the phosphorous vapor pressure was a pressure of 0.9 atm in a heating of the quartz ampoule. Then, the quartz ampoule was heated at 500° C. for 5 hr, which produced a thermal oxidation film on the surface of the InP single crystal. Then, the quartz ampoule was cooled and then opened. Measuring the thickness of the thermal oxidation film provided about 40 nm.
- n + -contact layers 2a and 2b providing a source domain and a drain domain in an upper area of the InP single crystal wafer.
- a spacing between the n + -contact layers 2a and 2b was 1 ⁇ m.
- opening part of the thermal oxidation film 3 produced on the top surface of the InP single crystal wafer 1 caused the n + -contact layers 2a and 2b to appear.
- an Au/Ge layer was vapor deposited atop the thermal oxidation film 3 and the n + -contact layers 2a and 2b.
- the Au/Ge layer vapor deposited InP single crystal wafer was annealed.
- patterning the Au/Ge layer formed ohmic electrodes 4a and 4b provided a source electrode and a drain electrode.
- vapor depositing a 200 nm thick layer of aluminum on the thermal oxidation layer, source electrode 4a and drain electrode 4b and then patterning the layer of aluminum produced a gate electrode 5 to provide a MISFET of FIG. 8.
- Example 4 employed the thermal oxidation film as the gate insulation film.
- an SiN x film or SiO 2 film produced by sputtering, plasma-enhanced CVD or the like may be employed.
- the gate insulation film since producing the gate insulation film by thermal oxidation gettered an impurity present on the top surface of the InP single crystal wafer in the gate insulation film, a repetition of a few times of the cycle of thermal oxidation and etching the resulting thermal oxidation film can clean the top surface of the InP single crystal wafer very well. Therefore, the gate insulation film may be produced after a few repetitions of the cycle.
- Example 4 produced the n + -contact layers after a production of the gate insulation film.
- the n + -contact layers and the gate insulation film may be sequentially produced.
Landscapes
- Engineering & Computer Science (AREA)
- Chemical & Material Sciences (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Ceramic Engineering (AREA)
- Crystallography & Structural Chemistry (AREA)
- Materials Engineering (AREA)
- Metallurgy (AREA)
- Organic Chemistry (AREA)
- Inorganic Chemistry (AREA)
- Crystals, And After-Treatments Of Crystals (AREA)
Abstract
Description
TABLE 1 ______________________________________ Phosphorous vapor absolute pressure in heat treatment Resistivity Mobility (kg/cm.sup.2) (Ω · cm) (cm.sup.2 /V · s) ______________________________________ Before heat -- .sup. 3.9 × 10.sup.-1 4,500 treatment Example 1 15 1.5 × 10.sup.7 4,400 Example 2 7.5 8.9 × 10.sup.6 4,500Control 5 2 × 10.sup.7 1,400 ______________________________________
Claims (8)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US07/943,686 US5254507A (en) | 1990-03-02 | 1992-09-11 | Semi-insulating InP single crystals, semiconductor devices having substrates of the crystals and processes for producing the same |
Applications Claiming Priority (6)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2-51370 | 1990-03-02 | ||
JP5137090 | 1990-03-02 | ||
JP2-115403 | 1990-05-01 | ||
JP2115403A JP2572291B2 (en) | 1990-03-02 | 1990-05-01 | Method of manufacturing semi-insulating InP single crystal substrate |
JP2-122669 | 1990-05-11 | ||
JP12266990A JPH0418761A (en) | 1990-05-11 | 1990-05-11 | Compound semiconductor device and manufacture thereof |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US07/943,686 Division US5254507A (en) | 1990-03-02 | 1992-09-11 | Semi-insulating InP single crystals, semiconductor devices having substrates of the crystals and processes for producing the same |
Publications (1)
Publication Number | Publication Date |
---|---|
US5173127A true US5173127A (en) | 1992-12-22 |
Family
ID=27294293
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US07/661,616 Expired - Fee Related US5173127A (en) | 1990-03-02 | 1991-02-28 | Semi-insulating inp single crystals, semiconductor devices having substrates of the crystals and processes for producing the same |
Country Status (3)
Country | Link |
---|---|
US (1) | US5173127A (en) |
EP (1) | EP0455325B1 (en) |
DE (1) | DE69103464T2 (en) |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5314547A (en) * | 1992-09-28 | 1994-05-24 | General Motors Corporation | Rare earth slab doping of group III-V compounds |
US5677565A (en) * | 1995-02-28 | 1997-10-14 | Mitsubishi Denki Kabushiki Kaisha | Monocrystalline compound semiconductor wafer including non-monocrystalline peripheral region |
US20020108633A1 (en) * | 2001-02-14 | 2002-08-15 | American Air Liquide, Inc. | Methods of cleaning discolored metallic arrays using chemical compositions |
US20050059260A1 (en) * | 2003-09-15 | 2005-03-17 | Haowen Bu | CMOS transistors and methods of forming same |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN103361735B (en) * | 2012-03-26 | 2017-07-28 | 北京通美晶体技术有限公司 | A kind of IIIA VA races semiconductor monocrystal substrate and preparation method thereof |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE2544286A1 (en) * | 1974-10-07 | 1976-04-08 | Mitsubishi Electric Corp | PROCESS FOR GROWING SEMI-INSULATING SEMICONDUCTOR CRYSTALS FROM COMPOUNDS III TO V |
US4268844A (en) * | 1979-12-31 | 1981-05-19 | The United States Of America As Represented By The Secretary Of The Navy | Insulated gate field-effect transistors |
EP0196854A2 (en) * | 1985-03-28 | 1986-10-08 | Kabushiki Kaisha Toshiba | Method of synthesizing group III element-phosphorus compound |
JPS63220632A (en) * | 1987-03-10 | 1988-09-13 | Sony Corp | Information transmission equipment |
-
1991
- 1991-02-28 US US07/661,616 patent/US5173127A/en not_active Expired - Fee Related
- 1991-03-01 EP EP91301722A patent/EP0455325B1/en not_active Expired - Lifetime
- 1991-03-01 DE DE69103464T patent/DE69103464T2/en not_active Expired - Fee Related
Patent Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE2544286A1 (en) * | 1974-10-07 | 1976-04-08 | Mitsubishi Electric Corp | PROCESS FOR GROWING SEMI-INSULATING SEMICONDUCTOR CRYSTALS FROM COMPOUNDS III TO V |
US4004953A (en) * | 1974-10-07 | 1977-01-25 | Mitsubishi Denki Kabushiki Kaisha | Method for growing crystals of III-V compound semiconductors |
US4268844A (en) * | 1979-12-31 | 1981-05-19 | The United States Of America As Represented By The Secretary Of The Navy | Insulated gate field-effect transistors |
EP0196854A2 (en) * | 1985-03-28 | 1986-10-08 | Kabushiki Kaisha Toshiba | Method of synthesizing group III element-phosphorus compound |
JPS63220632A (en) * | 1987-03-10 | 1988-09-13 | Sony Corp | Information transmission equipment |
Non-Patent Citations (2)
Title |
---|
Applied Physics, vol. A48, 1989, pp. 315 319, New York, US; D. Hofmann et al. Semi insulating Electrical Properties of Undoped InP after Heat Treatment in a Phosphorus Atmosphere . * |
Applied Physics, vol. A48, 1989, pp. 315-319, New York, US; D. Hofmann et al. "Semi-insulating Electrical Properties of Undoped InP after Heat Treatment in a Phosphorus Atmosphere". |
Cited By (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5314547A (en) * | 1992-09-28 | 1994-05-24 | General Motors Corporation | Rare earth slab doping of group III-V compounds |
US5677565A (en) * | 1995-02-28 | 1997-10-14 | Mitsubishi Denki Kabushiki Kaisha | Monocrystalline compound semiconductor wafer including non-monocrystalline peripheral region |
US20020108633A1 (en) * | 2001-02-14 | 2002-08-15 | American Air Liquide, Inc. | Methods of cleaning discolored metallic arrays using chemical compositions |
US6749691B2 (en) * | 2001-02-14 | 2004-06-15 | Air Liquide America, L.P. | Methods of cleaning discolored metallic arrays using chemical compositions |
US20050059260A1 (en) * | 2003-09-15 | 2005-03-17 | Haowen Bu | CMOS transistors and methods of forming same |
Also Published As
Publication number | Publication date |
---|---|
DE69103464T2 (en) | 1994-12-15 |
DE69103464D1 (en) | 1994-09-22 |
EP0455325A1 (en) | 1991-11-06 |
EP0455325B1 (en) | 1994-08-17 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP2000252461A (en) | Manufacture of semiconductor device | |
US3696276A (en) | Insulated gate field-effect device and method of fabrication | |
JP2967780B1 (en) | GaAs single crystal substrate and epitaxial wafer using the same | |
US3994755A (en) | Liquid phase epitaxial process for growing semi-insulating GaAs layers | |
US6056817A (en) | Process for producing semi-insulating InP single crystal and semi-insulating InP single crystal substrate | |
US5173127A (en) | Semi-insulating inp single crystals, semiconductor devices having substrates of the crystals and processes for producing the same | |
US5254507A (en) | Semi-insulating InP single crystals, semiconductor devices having substrates of the crystals and processes for producing the same | |
US4028147A (en) | Liquid phase epitaxial process for growing semi-insulating GaAs layers | |
US4158851A (en) | Semi-insulating gallium arsenide single crystal | |
US4032950A (en) | Liquid phase epitaxial process for growing semi-insulating gaas layers | |
JPH0750692B2 (en) | <III>-<V> Group compound semiconductor heat treatment method | |
JPH02253622A (en) | Manufacture of silicon carbide semiconductor device | |
JP2819244B2 (en) | Method for producing semi-insulating InP single crystal | |
Falckenberg | Flame fusion growth of spinel and sapphire crystals for ESFI SOS technology | |
US5051376A (en) | Method for producing semiconductor device and semiconductor device produced thereby | |
JP3793934B2 (en) | Method for producing semi-insulating InP single crystal | |
JP2572291B2 (en) | Method of manufacturing semi-insulating InP single crystal substrate | |
Otsubo et al. | Liquid Phase Epitaxial Growth of GaAs Crystals under a Mixed Gas Atmosphere | |
JPH0632699A (en) | Production of semi-insulating inp single crystal | |
JP2829403B2 (en) | Method for manufacturing compound semiconductor | |
JPH0269307A (en) | Compound semiconductor and its production | |
JPH02103924A (en) | Manufacture of semiconductor device | |
JPH0476355B2 (en) | ||
JPH06318545A (en) | Compound semiconductor wafer | |
JPH06291053A (en) | Semiconductor substrate, semiconductor device using it, and manufacture of semiconductor substrate |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: NIPPON MINING CO., LTD., JAPAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST.;ASSIGNORS:SHIMAKURA, HARUHITO;ODA, OSAMU;KAINOSHO, KEIJI;REEL/FRAME:005696/0428 Effective date: 19910311 |
|
FEPP | Fee payment procedure |
Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
AS | Assignment |
Owner name: NIKKO KYODO COMPANY LIMITED, JAPAN Free format text: CHANGE OF NAME;ASSIGNOR:NIPPON MINING COMPANY LIMITED;REEL/FRAME:006865/0775 Effective date: 19921201 |
|
AS | Assignment |
Owner name: JAPAN ENERGY CORPORATION, JAPAN Free format text: CHANGE OF NAME;ASSIGNOR:NIPPON KYODO COMPANY LIMITED;REEL/FRAME:006867/0158 Effective date: 19940126 |
|
FEPP | Fee payment procedure |
Free format text: PAYER NUMBER DE-ASSIGNED (ORIGINAL EVENT CODE: RMPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
FPAY | Fee payment |
Year of fee payment: 8 |
|
REMI | Maintenance fee reminder mailed | ||
LAPS | Lapse for failure to pay maintenance fees | ||
STCH | Information on status: patent discontinuation |
Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362 |
|
FP | Lapsed due to failure to pay maintenance fee |
Effective date: 20041222 |