US4486672A - Drive circuits for driving digital circuits with a clock signal - Google Patents

Drive circuits for driving digital circuits with a clock signal Download PDF

Info

Publication number
US4486672A
US4486672A US06/355,237 US35523782A US4486672A US 4486672 A US4486672 A US 4486672A US 35523782 A US35523782 A US 35523782A US 4486672 A US4486672 A US 4486672A
Authority
US
United States
Prior art keywords
transistors
output
drive circuit
connection point
clock signal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
US06/355,237
Inventor
Toshimichi Nishimura
Takashi Noguchi
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Sony Corp
Original Assignee
Sony Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sony Corp filed Critical Sony Corp
Assigned to SONY CORPORATION, A CORP. OF JAPAN reassignment SONY CORPORATION, A CORP. OF JAPAN ASSIGNMENT OF ASSIGNORS INTEREST. Assignors: NISHIMURA, TOSHIMICHI, NOGUCHI, TAKASHI
Application granted granted Critical
Publication of US4486672A publication Critical patent/US4486672A/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
    • H03K5/01—Shaping pulses
    • H03K5/02—Shaping pulses by amplifying
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C19/00—Digital stores in which the information is moved stepwise, e.g. shift registers
    • G11C19/28—Digital stores in which the information is moved stepwise, e.g. shift registers using semiconductor elements
    • G11C19/282—Digital stores in which the information is moved stepwise, e.g. shift registers using semiconductor elements with charge storage in a depletion layer, i.e. charge coupled devices [CCD]
    • G11C19/285—Peripheral circuits, e.g. for writing into the first stage; for reading-out of the last stage
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K17/00—Electronic switching or gating, i.e. not by contact-making and –breaking
    • H03K17/51—Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used
    • H03K17/56—Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used by the use, as active elements, of semiconductor devices
    • H03K17/60—Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used by the use, as active elements, of semiconductor devices the devices being bipolar transistors
    • H03K17/66—Switching arrangements for passing the current in either direction at will; Switching arrangements for reversing the current at will
    • H03K17/665—Switching arrangements for passing the current in either direction at will; Switching arrangements for reversing the current at will connected to one load terminal only
    • H03K17/666—Switching arrangements for passing the current in either direction at will; Switching arrangements for reversing the current at will connected to one load terminal only the output circuit comprising more than one controlled bipolar transistor
    • H03K17/667—Switching arrangements for passing the current in either direction at will; Switching arrangements for reversing the current at will connected to one load terminal only the output circuit comprising more than one controlled bipolar transistor using complementary bipolar transistors

Definitions

  • This invention relates to drive circuits suitable for driving various digital circuits with a clock signal. More particularly, but not exclusively, the invention relates to drive circuits suitable for driving a frame transfer type charge coupled device (CCD) with a clock signal.
  • CCD frame transfer type charge coupled device
  • a CCD is utilized as a pick-up member or image sensor thereof. Since a CCD needs a clock signal in order to transfer the charges accumulated therein, a drive circuit such as that shown in FIG. 1 of the accompanying drawings has been used to drive the CCD with a clock signal. Such a drive circuit has to provide a clock signal of high frequency and to supply the clock signal to a supply terminal of the CCD which presents a large capacitance.
  • this drive circuit has the inherent defect that the transistors Q 1 and Q 2 can be made ON only during the period when the coupling capacitors C 1 and C 2 are being charged, and it is impossible to prolong the duration of this period unless the capacitances of the coupling capacitors C 1 and C 2 are sufficiently large.
  • FIG. 2 of the accompanying drawings shows a prior art CCD, of the so-called frame transfer type, comprising a photosensitive image pick-up section 1, an accumulation or storage section 2, and a read-out register 3 respectively located as illustrated.
  • this CCD four suitably phased clock signals .0. I1 to .0. I4 are applied to the image pick-up section 1, four suitably phased clock signals .0. S1 to .0. S4 are applied to the storage section 2, and four suitably phased clock signals .0. R1 to .0. R4 are applied to the read-out register 3 to effect serial read-out via an amplifier 4.
  • clock signals as shown in FIG. 3 of the accompanying drawings, having quite a long stop interval T corresponding to the photosensitive time, and also a pulse interval (pulse width t) which is of short period during transfer of the charges.
  • an object of the present invention is to provide a drive circuit which can remove the defects inherent in the prior art drive circuits as described above.
  • Another object of the present invention is to provide a drive circuit utilizing coupling capacitors of low capacity which can positively or reliably respond to a clock signal with a waveform including a long stop interval T and a pulse interval with short period t as seen in FIG. 3, and drive a load.
  • Another object of the present invention is to provide an improved drive circuit for a charge coupled device.
  • a drive circuit comprising:
  • FIG. 1 is a circuit diagram of a prior art drive circuit
  • FIG. 2 is a schematic diagram used to explain a frame transfer system of a television camera in which a CCD is employed as the image sensor;
  • FIG. 3 is a waveform diagram showing a waveform of a clock signal which drives the CCD.
  • FIG. 4 is a circuit diagram showing an embodiment of drive circuit according to the invention.
  • the embodiment of drive circuit to be described comprises complementary series-connected input transistors Q 11 and Q 12 that is, transistors of opposite conductivity type, the base electrodes of which are coupled to an input terminal IN via a common resistor R 11 .
  • the transistors Q 11 and Q 12 are provided to drive complementary series-connected output transistors Q 13 and Q 14 through coupling capacitors C 11 and C 13 .
  • the output transistors Q 13 and Q 14 are connected between voltage source terminals +B and -B.
  • the drive circuit also comprises discharging transistors Q 15 and Q 18 whose functions are nearly the same as those of the diodes D 1 and D 2 of the drive circuit of FIG. 1.
  • Auxiliary complementary series-connected transistors Q 16 and Q 17 serve to maintain the ON-state of the output transistors Q 13 and Q 14 .
  • the drive circuit also comprises a speed-up capacitor C 12 , series-connected resistors R 12 and R 13 , resistors R 14 and R 15 operative to prevent hum noise entering the circuit, and a resistor R 16 serving to prevent misoperation due to noise.
  • An output terminal OUT is connected to the series connection point of the output transistors Q 13 and Q 14 .
  • the negative voltage from the input terminal IN is supplied through the resistor R 11 to the base of the complementary transistor Q 12 so as to turn the complementary transistor Q 12 ON, and also thereby allowing the other complementary transistor Q 11 to be made OFF.
  • the emitter current derived from the complementary transistor Q 12 which is at that time made ON, is supplied through the coupling capacitor C 11 to the base of the output transistor Q 13 so as to make the output transistor Q 13 ON.
  • the complementary transistor Q 12 is made ON, the voltage resulting from the charge in the coupling capacitor C 13 and which has a polarity as shown in the figure, is applied from the coupling capacitor C 13 across the base and emitter of the output transistor Q 14 as a reverse bias voltage which causes the output transistor Q 14 to be made OFF.
  • the electric potential at the output terminal OUT is raised to make the auxiliary transistor Q 17 OFF, the auxiliary transistor Q 17 having been ON up to that time.
  • the drive circuit repeatedly carries out the operations described above in response to the rising and falling of the input signal applied to the input terminal IN, thereby resulting in an output clock signal with a waveform as shown on the righthand side of FIG. 4, and which is inverted relative to that of the input signal shown on the lefthand side thereof, to be produced at the output terminal OUT.
  • the output clock signal may be supplied to a charge coupled device (CCD).
  • the respective auxiliary transistors Q 16 and Q 17 are connected to the output transistors Q 13 and Q 14 such that they can each supply the base currents to the respective output transistors Q 13 and Q 14 , the above state can be maintained even if the charging of the coupling capacitor C 11 or C 13 is completed and the current to be supplied therethrough disappears. Accordingly, the capacitances of the coupling capacitors C 11 and C 13 can be reduced, independently of the period of the clock signal applied to the input terminal IN.
  • the coupling capacitor C 12 is a speed-up capacitor used to quicken the inverting of the rising and falling of the input signal.
  • the resistor R 16 is a resistor used to prevent the auxiliary transistors Q 16 and Q 17 from being misoperated by noise entering the drive circuit from the output terminal OUT.
  • the resistors R 14 and R 15 are provided to prevent influences by hum noise from voltage sources terminals +B and -B, but depending on the supply source, are not always required.
  • the drive circuit of FIG. 4 retains the set state after the output transistors Q 13 and Q 14 have been inverted, not only when the period of the input clock signal is short but also when the period thereof is quite long, the drive circuit can be positively operated using coupling capacitors C 11 and C 13 of relatively small capacitances.
  • the drive circuit has the advantage that it can readily be fabricated into an integrated circuit.

Abstract

A drive circuit comprises output transistors of complementary type serially coupled to each other between voltage supply terminals, auxiliary transistors of complementary type which have base electrodes respectively connected to the serial connection point between the output transistors and which are serially coupled between the respective base electrodes of the output transistors, and resistors serially coupled between the voltage supply terminals with their connection point coupled to the connection point of the auxiliary transistors. An input clock signal is supplied to the respective base electrodes of the output transistors via coupling capacitors, and an output clock pulse is derived from the serial connection point between the output transistors.

Description

BACKGROUND OF THE INVENTION
1. Field of the Invention
This invention relates to drive circuits suitable for driving various digital circuits with a clock signal. More particularly, but not exclusively, the invention relates to drive circuits suitable for driving a frame transfer type charge coupled device (CCD) with a clock signal.
2. Description of the Prior Art
Recently, television cameras have come into use in which a CCD is utilized as a pick-up member or image sensor thereof. Since a CCD needs a clock signal in order to transfer the charges accumulated therein, a drive circuit such as that shown in FIG. 1 of the accompanying drawings has been used to drive the CCD with a clock signal. Such a drive circuit has to provide a clock signal of high frequency and to supply the clock signal to a supply terminal of the CCD which presents a large capacitance.
In the prior art drive circuit shown in FIG. 1, coupling capacitors C1 and C2 are charged and discharged to cause transistors Q1 and Q2 to be made ON alternately. Therefore, a driving clock signal can be derived from an output terminal OUT and then fed to the CCD (not shown). In this case, diodes D1 and D2 are used to perform the charging and discharging of the coupling capacitors C1 and C2 thereby to prevent the transistors Q1 and Q2 from being damaged.
However, this drive circuit has the inherent defect that the transistors Q1 and Q2 can be made ON only during the period when the coupling capacitors C1 and C2 are being charged, and it is impossible to prolong the duration of this period unless the capacitances of the coupling capacitors C1 and C2 are sufficiently large.
FIG. 2 of the accompanying drawings shows a prior art CCD, of the so-called frame transfer type, comprising a photosensitive image pick-up section 1, an accumulation or storage section 2, and a read-out register 3 respectively located as illustrated. In use of this CCD four suitably phased clock signals .0.I1 to .0.I4 are applied to the image pick-up section 1, four suitably phased clock signals .0.S1 to .0.S4 are applied to the storage section 2, and four suitably phased clock signals .0.R1 to .0.R4 are applied to the read-out register 3 to effect serial read-out via an amplifier 4. When such a frame transfer type CCD is employed, it is necessary to use clock signals, as shown in FIG. 3 of the accompanying drawings, having quite a long stop interval T corresponding to the photosensitive time, and also a pulse interval (pulse width t) which is of short period during transfer of the charges.
In this case, if a drive circuit as used previously and as illustrated in FIG. 1 is employed in association with the frame transfer type CCD, then coupling capacitors C1 and C2 of extremely large capacitances have to be provided to maintain the state that any one of the transistors Q1 and Q2 is completely turned ON. This will not only make the drive circuit as described rather impractical, but will also make the integrated circuit fabrication of such a drive circuit very difficult.
SUMMARY OF THE INVENTION
Therefore, an object of the present invention is to provide a drive circuit which can remove the defects inherent in the prior art drive circuits as described above.
Another object of the present invention is to provide a drive circuit utilizing coupling capacitors of low capacity which can positively or reliably respond to a clock signal with a waveform including a long stop interval T and a pulse interval with short period t as seen in FIG. 3, and drive a load.
Another object of the present invention is to provide an improved drive circuit for a charge coupled device.
According to the present invention there is provided a drive circuit comprising:
a pair of output transistors of opposite conductivity type connected in series between two voltage source terminals and each having a base electrode;
a pair of auxiliary transistors of opposite conductivity type connected in
series between the respective base electrodes of said output transistors and each having a base electrode coupled to the series connection point between said output transistors;
a resistive path connected between said voltage source terminals and having an intermediate point coupled to the series connection point between said auxiliary transistors;
respective coupling capacitors by way of which an input clock signal is respectively applied to the base electrodes of said output transistors; and an output terminal coupled to the series connection point between said output transistors and from which an output clock signal is derived.
The above, and other objects, features and advantages of this invention will be apparent from the following detailed description of illustrative embodiments which is to be read in connection with the accompanying drawings.
BRIEF DESCRIPTION OF THE DRAWINGS
FIG. 1 is a circuit diagram of a prior art drive circuit;
FIG. 2 is a schematic diagram used to explain a frame transfer system of a television camera in which a CCD is employed as the image sensor;
FIG. 3 is a waveform diagram showing a waveform of a clock signal which drives the CCD; and
FIG. 4 is a circuit diagram showing an embodiment of drive circuit according to the invention.
DESCRIPTION OF THE PREFERRED EMBODIMENTS
Referring to FIG. 4, the embodiment of drive circuit to be described comprises complementary series-connected input transistors Q11 and Q12 that is, transistors of opposite conductivity type, the base electrodes of which are coupled to an input terminal IN via a common resistor R11. The transistors Q11 and Q12 are provided to drive complementary series-connected output transistors Q13 and Q14 through coupling capacitors C11 and C13. The output transistors Q13 and Q14 are connected between voltage source terminals +B and -B. The drive circuit also comprises discharging transistors Q15 and Q18 whose functions are nearly the same as those of the diodes D1 and D2 of the drive circuit of FIG. 1. Auxiliary complementary series-connected transistors Q16 and Q17 serve to maintain the ON-state of the output transistors Q13 and Q14. The drive circuit also comprises a speed-up capacitor C12, series-connected resistors R12 and R13, resistors R14 and R15 operative to prevent hum noise entering the circuit, and a resistor R16 serving to prevent misoperation due to noise. An output terminal OUT is connected to the series connection point of the output transistors Q13 and Q14.
The operation of the drive circuit of FIG. 4 will now be described.
As shown in FIG. 4, when a positive-going pulse is applied to the input terminal IN, the pulse is supplied through the resistor R11 to the base of the complementary transistor Q11 whereby the complementary transistor Q11 is turned ON, while the other complementary transistor Q12 is kept OFF. The emitter current of the complementary transistor Q11 is passed through the coupling capacitor C13 to the base of the output transistor Q14 so as to drive the output transistor Q14 ON. Thus the potential of the output terminal OUT is lowered, causing a current to flow through the resistor R12 to the emitter-base path of the auxiliary transistor Q17 to the resistor R16 to the emitter-collector path of the transistor Q14 which is in the ON state, so that the auxilliary transistor Q17 is made ON. Consequently, the collector current derived from the auxiliary transistor Q17 is supplied to the base of the output transistor Q14 as the base current so that the ON state of the output transistor Q14 is maintained irrespective of whether the coupling capacitor C13 is charged.
Next, when the input pulse applied to the input terminal IN is falling or is a negative-going pulse, the negative voltage from the input terminal IN is supplied through the resistor R11 to the base of the complementary transistor Q12 so as to turn the complementary transistor Q12 ON, and also thereby allowing the other complementary transistor Q11 to be made OFF. The emitter current derived from the complementary transistor Q12, which is at that time made ON, is supplied through the coupling capacitor C11 to the base of the output transistor Q13 so as to make the output transistor Q13 ON. At the same time, due to the fact that the complementary transistor Q12 is made ON, the voltage resulting from the charge in the coupling capacitor C13 and which has a polarity as shown in the figure, is applied from the coupling capacitor C13 across the base and emitter of the output transistor Q14 as a reverse bias voltage which causes the output transistor Q14 to be made OFF.
Accordingly, the electric potential at the output terminal OUT is raised to make the auxiliary transistor Q17 OFF, the auxiliary transistor Q17 having been ON up to that time. At the same time, current flows through resistor R13 to the emitter-base path of the auxiliary transistor Q16 to the resistor R16 to the collector-emitter path of the output transistor Q13 which is in the ON state, so that the auxiliary transistor Q16 is made ON. Since the collector current derived from the collector of the auxiliary transistor Q16 is supplied to the base of the output transistor Q13 as the base current thereof in the same manner as previously described, the output transistor Q13 is maintained ON thereafter. At that time, the charge accumulated in the coupling capacitor C13 is discharged through the closed circuit which comprises the complementary transistor Q12 and the discharging transistor Q18.
Thereafter, the drive circuit repeatedly carries out the operations described above in response to the rising and falling of the input signal applied to the input terminal IN, thereby resulting in an output clock signal with a waveform as shown on the righthand side of FIG. 4, and which is inverted relative to that of the input signal shown on the lefthand side thereof, to be produced at the output terminal OUT. The output clock signal may be supplied to a charge coupled device (CCD).
Since the respective auxiliary transistors Q16 and Q17 are connected to the output transistors Q13 and Q14 such that they can each supply the base currents to the respective output transistors Q13 and Q14, the above state can be maintained even if the charging of the coupling capacitor C11 or C13 is completed and the current to be supplied therethrough disappears. Accordingly, the capacitances of the coupling capacitors C11 and C13 can be reduced, independently of the period of the clock signal applied to the input terminal IN.
In this case, the coupling capacitor C12 is a speed-up capacitor used to quicken the inverting of the rising and falling of the input signal. The resistor R16 is a resistor used to prevent the auxiliary transistors Q16 and Q17 from being misoperated by noise entering the drive circuit from the output terminal OUT. The resistors R14 and R15 are provided to prevent influences by hum noise from voltage sources terminals +B and -B, but depending on the supply source, are not always required.
As an alternative to the voltage source terminals +B and -B for applying voltages to the output transistors Q13 and Q14, other independent voltage supply sources may be provided to apply the voltages to the complementary transistors Q11 and Q12. If the level of the input clock signal is large enough, these other voltage supply sources will be omitted and instead the input clock signal may be applied to the coupling capacitors C11 and C13 directly.
As described above, since the drive circuit of FIG. 4 retains the set state after the output transistors Q13 and Q14 have been inverted, not only when the period of the input clock signal is short but also when the period thereof is quite long, the drive circuit can be positively operated using coupling capacitors C11 and C13 of relatively small capacitances. Thus, the drive circuit has the advantage that it can readily be fabricated into an integrated circuit.
Although illustrative embodiments of the invention have been described in detail herein with reference to the accompanying drawings, it is to be understood that the invention is not limited to those precise embodiments, and that various changes and modifications can be effected therein by one skilled in the art without departing from the scope and spirit of the invention as defined by the appended claims.

Claims (5)

We claim:
1. A drive circuit comprising:
a pair of output transistors of opposite conductivity type having their emitter and collector terminals connected in series between two voltage source terminals, each of said output transistors having a base electrode;
a pair of auxiliary transistors of opposite conductivity type having their emitter and collector terminals connected in series between the base electrodes of said output transistors, each of said auxillary transistors having a base electrode coupled to the common connection point between said ouput transistors;
a resistive path connected between said voltage source terminals and having an intermediate point coupled to the common connection point between said auxillary transistors;
coupling capacitors connected to the base electrodes of said output transistors for supplying an input clock signal to the base electrodes of said output transistors; and an output terminal coupled to the common connection point between said output transistors and from which an output clock signal is derived.
2. A drive circuit according to claim 1 including a pair of further transistors having their emitter and collector terminals connected in a series path with the emitter and collector terminals of said auxillary transistors for connecting said auxillary transistors to said voltage source terminals, said further transistors forming parts of respective discharge paths for said coupling capacitors.
3. A drive circuit according to claim 1 or claim 2 wherein a speed-up capacitor is coupled between the common connection point between said auxillary transistors and the terminal of each of said coupling capacitors opposite the end connected to said base electrodes.
4. A drive circuit according to claim 1 or claim 2 wherein said base electrodes of said auxiliary transistors are connected to said series-connection point between said output transistors by way of a resistor for reducing the effect of noise on the operation of said drive circuit.
5. A drive circuit according to claim 1 or claim 2 wherein said output terminal is coupled to a charge coupled device.
US06/355,237 1981-03-11 1982-03-05 Drive circuits for driving digital circuits with a clock signal Expired - Fee Related US4486672A (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP56033859A JPS57148419A (en) 1981-03-11 1981-03-11 Supplying circuit for clock signal
JP56-33859 1981-03-11

Publications (1)

Publication Number Publication Date
US4486672A true US4486672A (en) 1984-12-04

Family

ID=12398223

Family Applications (1)

Application Number Title Priority Date Filing Date
US06/355,237 Expired - Fee Related US4486672A (en) 1981-03-11 1982-03-05 Drive circuits for driving digital circuits with a clock signal

Country Status (6)

Country Link
US (1) US4486672A (en)
EP (1) EP0060096B1 (en)
JP (1) JPS57148419A (en)
AT (1) ATE17541T1 (en)
CA (1) CA1170318A (en)
DE (1) DE3268474D1 (en)

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4761565A (en) * 1987-06-29 1988-08-02 Eastman Kodak Company CCD clock driver circuit
US4791312A (en) * 1987-06-08 1988-12-13 Grumman Aerospace Corporation Programmable level shifting interface device
US5389827A (en) * 1993-04-15 1995-02-14 National Semiconductor Corporation Quick recovery AC coupling circuit
US6154069A (en) * 1991-06-21 2000-11-28 Citizen Watch Co., Ltd. Circuit for driving capacitive load
US20120025887A1 (en) * 2010-07-29 2012-02-02 Moberg Gregory O Clock driver for a capacitance clock input

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3319086A (en) * 1965-02-11 1967-05-09 Sperry Rand Corp High speed pulse circuits
US3649851A (en) * 1970-02-25 1972-03-14 Gen Instrument Corp High capacitance driving circuit

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3582665A (en) * 1968-08-16 1971-06-01 Us Navy Latching threshold detector

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3319086A (en) * 1965-02-11 1967-05-09 Sperry Rand Corp High speed pulse circuits
US3649851A (en) * 1970-02-25 1972-03-14 Gen Instrument Corp High capacitance driving circuit

Cited By (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4791312A (en) * 1987-06-08 1988-12-13 Grumman Aerospace Corporation Programmable level shifting interface device
US4761565A (en) * 1987-06-29 1988-08-02 Eastman Kodak Company CCD clock driver circuit
US6154069A (en) * 1991-06-21 2000-11-28 Citizen Watch Co., Ltd. Circuit for driving capacitive load
US5389827A (en) * 1993-04-15 1995-02-14 National Semiconductor Corporation Quick recovery AC coupling circuit
US20120025887A1 (en) * 2010-07-29 2012-02-02 Moberg Gregory O Clock driver for a capacitance clock input
US8415988B2 (en) * 2010-07-29 2013-04-09 Truesense Imaging, Inc. Clock driver for a capacitance clock input

Also Published As

Publication number Publication date
EP0060096B1 (en) 1986-01-15
DE3268474D1 (en) 1986-02-27
JPS57148419A (en) 1982-09-13
CA1170318A (en) 1984-07-03
EP0060096A2 (en) 1982-09-15
ATE17541T1 (en) 1986-02-15
EP0060096A3 (en) 1982-12-08

Similar Documents

Publication Publication Date Title
US4620312A (en) Pulse signal processing circuit
JPS5919297A (en) Output circuit of charge coupled device
US4486672A (en) Drive circuits for driving digital circuits with a clock signal
JP2575964B2 (en) Solid-state imaging device
EP0395142A1 (en) Sensor circuit for correlated double signal sampling
JP2944314B2 (en) Charge pump circuit
EP0312142B1 (en) Read circuit for a delay circuit
US4636659A (en) Sample and hold circuit
EP0769848B1 (en) A gain stage and offset voltage elimination method
EP0233020B1 (en) Switch array apparatus for use in a photoelectric conversion device
JP2761136B2 (en) Output circuit
EP0506344B1 (en) Sample-and-hold circuit
JP2534717B2 (en) Clamp circuit
US4798973A (en) High frequency charge pump/integrator circuit
EP0146379B1 (en) Shift register stage
JPH0142186B2 (en)
JP2689628B2 (en) Driver circuit
JP2738431B2 (en) Hold device
JPS6215958B2 (en)
US5495099A (en) High speed super push-pull logic (SPL) circuit using bipolar technology
JP3637149B2 (en) Level conversion circuit
JPH06104654A (en) Signal output circuit
JPS6243367B2 (en)
JPS6311768Y2 (en)
CA1130873A (en) Pulse signal amplifier

Legal Events

Date Code Title Description
AS Assignment

Owner name: SONY CORPORATION, 7-35 KITASHINAGAWA-6, SHINAGAWA-

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST.;ASSIGNORS:NISHIMURA, TOSHIMICHI;NOGUCHI, TAKASHI;REEL/FRAME:003983/0561

Effective date: 19820217

FPAY Fee payment

Year of fee payment: 4

FEPP Fee payment procedure

Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

FPAY Fee payment

Year of fee payment: 8

REMI Maintenance fee reminder mailed
LAPS Lapse for failure to pay maintenance fees
FP Lapsed due to failure to pay maintenance fee

Effective date: 19961204

STCH Information on status: patent discontinuation

Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362