US4126858A - Display range marker - Google Patents

Display range marker Download PDF

Info

Publication number
US4126858A
US4126858A US05/774,000 US77400077A US4126858A US 4126858 A US4126858 A US 4126858A US 77400077 A US77400077 A US 77400077A US 4126858 A US4126858 A US 4126858A
Authority
US
United States
Prior art keywords
range
display
radar
mark
producing
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
US05/774,000
Other languages
English (en)
Inventor
Alan I. Wiener
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Raytheon Co
Original Assignee
Raytheon Co
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Raytheon Co filed Critical Raytheon Co
Priority to US05/774,000 priority Critical patent/US4126858A/en
Priority to CA296,048A priority patent/CA1103339A/en
Priority to GB6057/78A priority patent/GB1576912A/en
Priority to DE19782809276 priority patent/DE2809276A1/de
Priority to JP2438678A priority patent/JPS53110396A/ja
Application granted granted Critical
Publication of US4126858A publication Critical patent/US4126858A/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Classifications

    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01S—RADIO DIRECTION-FINDING; RADIO NAVIGATION; DETERMINING DISTANCE OR VELOCITY BY USE OF RADIO WAVES; LOCATING OR PRESENCE-DETECTING BY USE OF THE REFLECTION OR RERADIATION OF RADIO WAVES; ANALOGOUS ARRANGEMENTS USING OTHER WAVES
    • G01S7/00—Details of systems according to groups G01S13/00, G01S15/00, G01S17/00
    • G01S7/02—Details of systems according to groups G01S13/00, G01S15/00, G01S17/00 of systems according to group G01S13/00
    • G01S7/04—Display arrangements
    • G01S7/06—Cathode-ray tube displays or other two dimensional or three-dimensional displays
    • G01S7/064—Cathode-ray tube displays or other two dimensional or three-dimensional displays using a display memory for image processing
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01S—RADIO DIRECTION-FINDING; RADIO NAVIGATION; DETERMINING DISTANCE OR VELOCITY BY USE OF RADIO WAVES; LOCATING OR PRESENCE-DETECTING BY USE OF THE REFLECTION OR RERADIATION OF RADIO WAVES; ANALOGOUS ARRANGEMENTS USING OTHER WAVES
    • G01S7/00—Details of systems according to groups G01S13/00, G01S15/00, G01S17/00
    • G01S7/02—Details of systems according to groups G01S13/00, G01S15/00, G01S17/00 of systems according to group G01S13/00
    • G01S7/04—Display arrangements
    • G01S7/06—Cathode-ray tube displays or other two dimensional or three-dimensional displays
    • G01S7/22—Producing cursor lines and indicia by electronic means

Definitions

  • the invention relates generally to a radar system having an operator-positionable variable range mark. Such a range mark is used by an operator to determine the distance from the radar zero position to the selected target upon which the range mark is positioned. More particularly, the invention relates to such a radar system which additionally employs digital processing of received radar signals.
  • Previous radar systems which employed a variable range ring operated primarily using analog signal processing in the PPI mode. Received radar signals were displayed at substantially the same rate at which they were received. Such systems worked reasonably well at longer ranges in which the writing rate upon the cathode ray tube screen of the display device of the radar system was sufficiently slow to produce an acceptably high brightness level. Also, for the time periods ordinarily involved in the longer ranges, the range to a target could be determined with a generally sufficient amount of precision. However, for short ranges, the writing rate of the cathode ray tube beam became unacceptably high so that the brightness level was reduced down to unacceptably low levels. Moreover, it became more and more difficult to accurately measure the distance to a target as the range decreased because of the short time periods involved.
  • the range-mark signal was generated as the output of a timer.
  • the position of the range mark upon the screen of the CRT was determined by the timing constant of an R-C circuit coupled to the timer used to set the time between activation of the timer and pulse output.
  • a potentiometer used for the resistance, was the operator control used to move the range mark.
  • a given angle of rotation of the potentiometer moved the range mark on the screen by varying amounts depending on the range scale setting.
  • the range mark moved a relatively large amount for a small potentiometer rotation, while the same rotation would be hardly perceptible on the longest ranges.
  • a storage tube was employed to yield a system having a substantially constant brightness independent of the range scale selected.
  • the range mark signal was added to the video signal at the output of the storage tube.
  • the range mark would stay at a constant position from the center of the screen and not move on the screen so as to stay on a target selected on another range.
  • a PPI radar system including display means and means for digitizing radar return signals and means for producing a range mark upon the display means, the position of which is operator variable. Means for digitally displaying the position of the range mark in predetermined units is also provided.
  • the radar system preferably has a plurality of operator selectable range scales wherein the position of the range mark remains at the range at which it was set among at least some of the operator selectable range scales.
  • An operator actuable control including a resolver such as a magnetic or optical resolver is provided for determining the position of the range mark.
  • the control is continuously rotatable.
  • the range mark signal producing means preferably includes means for producing a digital count in response to a count of pulses produced by the operator actuable range mark position control.
  • the digital count producing means is preset at the start of each radar pulse period with a digital number corresponding to the position of the variable position range mark as determined by positioning the number stored in a register representing an accumulated count of pulses produced by the resolver.
  • the position of the number is determined in accordance with a selected radar range scale setting such that the least significant bit of the count corresponds to one range cell or sample period at the selected radar range scale setting.
  • the count proceeds during the display period at the rate of one count per range cell.
  • the invention may also be practiced by apparatus for producing a variable range mark signal and for providing a digital indication of the range mark position for a PPI radar indicator
  • apparatus for producing a variable range mark signal and for providing a digital indication of the range mark position for a PPI radar indicator comprising the combination of means for storing a digital number representing the position of the range mark upon the display face of the indicator, means for producing a digital count, means for presetting the digital count producing means in response to the digital number, means for producing the range mark signal in response to one or more count outputs from the count producing means, and a programmed arithmetic processor for producing the digital indication of the range mark position, the processor operating upon the digital number and a range scale setting or indication.
  • the digital number stored in the storing means is positioned such that the least significant bit coupled to the counter corresponds to one range cell at the selected radar range scale setting.
  • the range mark will stay on a selected target as the range scale is changed. That is, the distance represented by the range ring from radar zero or center on the display screen is independent of the radar range setting. Moreover, a given amount of rotational or positional change of a control for varying the position of the range mark produces a constant amount of movement on the display screen independent of the range scale selected.
  • the processor comprises, in preferred embodiments, a permanently programmed memory for storing processing instructions, program counter means for addressing the memory, means for decoding the instructions on the outputs of the memory, means for performing additions and/or subtractions in response to the decoding means, and means for storing outputs from the adder means.
  • the memory comprises either a permanently programmed memory such as a PROM, ROM, or other type semiconductor read-only memory.
  • the combination may further include first counting means coupled to the decoding means for determining the position of a decimal point of the number stored in the storing means and second counting means coupled to the decoding means for determining the number of leading zeros in numbers stored in the storing means.
  • Means may also be provided for producing a visual indication of the range mark position.
  • the visual indicating means preferably comprises a light-emitting diode display. Again, means may be provided for producing the digital number representing the position of the range mark.
  • the digital number producing means may include means for producing at least two digital pulsed signals in response to operator rotation of a control shaft, the relative phase of the signals being dependent upon the direction of rotation of the shaft.
  • the digital pulsed signal producing means may include a cylindrically shaped housing having a plurality of apertures therein, light producing means positioned on one side of the housing, and light detecting means positioned on the other side of the housing. Means is also provided for adding to or subtracting from the number representing the position of the range mark in accordance with the digital pulsed signals.
  • FIG. 1 is a basic block diagram of a radar system of the invention
  • FIG. 2 is a detailed block diagram of a radar system of the invention
  • FIG. 3 is a block diagram of the variable range mark circuit of the radar system shown in FIG. 2;
  • FIGS. 4A-4C are a schematic diagram of a preferred implementation of the variable range mark circuit of FIG. 3;
  • FIG. 5 is a partially cut-away view of a resolver as used in the invention.
  • FIG. 6 is a cross-sectional view of the device of FIG. 5 additionally showing the operating circuitry
  • FIG. 7 is a table showing the instructions set and corresponding codes used with an embodiment of the control processor of the invention.
  • FIG. 1 there is shown a basic block diagram of a PPI radar system 100 constructed in accordance with the teachings of the present invention.
  • the radar system is constructed from three basic units: indicator unit 140, MTR (modulator-transmitter-receiver) unit 102, and antenna unit 101.
  • Indicator unit 140 which provides the display of radar information and contains the operating controls of the system, is ordinarily mounted upon the bridge of the ship for easy access and convenience for use in navigation.
  • Antenna unit 101 is in practice mounted as high as possible with an unobstructed path for the antenna beam to maximize the range of the unit.
  • MTR unit 102 is located in weather-tight position as close as is practical to antenna unit 101 to minimize losses in the high-power transmit pulses coupled to antenna unit 101 and the low-level receive signals coupled from antenna unit 101 to MTR unit 102.
  • Both indicator unit 140 and MTR unit 102 contain separate power modules 174 and 122 respectively. Both take the ship's power which may be 110 volts AC 60 cycles or any other normally provided primary input power source and convert it to DC voltages suitable for operating the various electronic circuits and electromechanical devices located within the two units. Additionally, MTR power module 122 supplies operating power to antenna 101 to the motor contained therein for rotation of the antenna. By providing separate power modules in each of the two remotely located major operating units, losses which occurred in previous units in the cabling between units is avoided. Moreover, with the system of the present invention, ON/OFF control of MTR power module 122 is accomplished from indicator unit 140 using only low signal level control voltages. Full control is therefore maintained at the indicator unit without large amounts of power dissipation and loss in long runs of cabling between units.
  • Each radar pulse cycle is initiated at indicator unit 140 by the production of an MTR TRIGGER pulse which is coupled to MTR unit 102.
  • MTR unit 102 Upon receipt of this pulse, MTR unit 102 produces a high-power transmit pulse. The transmit pulse is coupled to antenna unit 101 which radiates the signal outward in a narrow beam. Echo return signals from targets are received at antenna unit 101 and relayed to the receiver portion of MTR unit 102. The receiver portion of MTR unit 102 amplifies and detects the received echo signals and produces a video signal to indicator unit 140. The commencement of the video signal is marked by an acknowledge pulse generated within MTR unit 102. Indicator unit 140 produces a visual display of the signals reflected back from targets in the path of the radar beam in accordance with the video signal. The azimuthal position of the radar antenna is relayed from antenna unit 101 directly to indicator unit 140 to indicate the angle upon the display screen the returned radar signals are to be displayed.
  • Antenna unit 101 contains a rotatable antenna 104 capable of radiating and receiving signals within the frequency range of the radar pulses.
  • Antenna 104 is rotatably connected to a set of gears 108 through a section of waveguide 105.
  • Motor 106 is mechanically linked to antenna 104 through gears 108 and causes antenna 104 to rotate at a substantially constant and predetermined rate.
  • Antenna resolver 112 is also linked through its input rotary shaft to gears 108 and antenna 104. Its input shaft is rotated preferably at the same rate as antenna 104.
  • Signals going to and coming from antenna 104 are coupled through rotary joint 110 within antenna unit 101 through waveguide section 115 to duplexer 114.
  • Receive signals are passed through duplexer 114 to passive limiter 116 to the input of receiver 120.
  • Duplexer 114 isolates the transmit pulses produced by transmitter-modulator 118 from receiver 120 and couples the receive signals directly from waveguide 115 to the input of receiver 120 without substantial loss.
  • Passive limiter 116 provides an absolute amplitude limit upon input signals to protect the input circuitry of receiver 120 from being overloaded from signals picked up from nearby radar transmitters.
  • Transmitter-modulator 118 produces radar pulses in response to an input trigger signal from timing generator 144 within indicator unit 140.
  • the PRF (pulse repetition frequency) of the transmitted radar pulses is entirely determined by the repetition rate of the MTR trigger signal produced by timing generator 144.
  • a plurality of signals indicative of the various possible range settings was coupled to the transmitter-modulator.
  • a decoding circuit then determined the appropriate PRF for the range chosen. With the present system however, only a single trigger signal need be provided.
  • the width of pulses transmitted may also be a function of the radar range scale setting. It may, for example, be desirable to use a narrower pulse on shorter range scales in order to obtain a greater definition than would be possible using the longer pulses necessary to achieve an acceptable signal-to-noise ratio on the longer ranges.
  • Transmitter-modulator 118 produces an MTR ACKNOWLEDGE pulse at the commencement of each transmit pulse.
  • This MTR ACKNOWLEDGE pulse coupled to timing generator 144 marks the beginning of the start of the radar sweep for each of the video signal processing circuits within indicator unit 140. Because the MTR ACKNOWLEDGE pulse is precisely aligned with the commencement of each radar pulse registration between adjacent sweep lines upon the displace screen is maintained to a high precision. Thus, the actual shapes of targets are accurately presented with no jagged edges caused by imprecise synchronization of the start of the display sweep with the actual transmitted pulse.
  • Transmitter-modulator 118 also produces a sensitivity time control (STC) signal to control the gain within receiver 120.
  • STC sensitivity time control
  • the STC signal is used to vary the gain of receiver 120 during each radar pulse. For signals received from targets nearby the gain is reduced. In this manner the amplifying circuitry within receiver 120 is prevented from being overloaded by the strong signals from nearby targets and locally caused interference and a display having a substantially constant brilliance is produced.
  • the analog video signal produced at the output of receiver 120 is converted to a serial stream of digital data by analog/digital converter 148 within indicator unit 140.
  • the rate at which samples are taken of the analog video signal for digitization and the length of the time period from the start of the radar pulse during which the analog video signal is digitized is dependent upon the radar range scale setting. For the shorter ranges, a higher sampling rate and shorter time period are used.
  • the digitized video signal is read into digital video data storage memory 150 under control of clock pulses from timing generator 144.
  • Digital video data storage memory 150 stores the digitized video signal from an entire radar pulse time period. The range to which the signal is stored is of course dependent of the range scale setting.
  • the digital video signal is read out of digital video data storage memory 150 for dislay upon cathode-ray tube 172 in a second time period also determined by the rate of clock pulses coming from timing generator 144.
  • the second time period may be greater than or less than or the same as the first time period during which the video signal was read into digital video data storage memory 150. Read out occurs preferably immediately following the first time period and before commencement of the next succeeding radar time period.
  • the second time period is substantially constant and independent of the first time period.
  • the writing or deflection rate of the beam of cathode-ray tube 172 is also constant so that the display produced is of constant intensity independent of the radar range scale setting.
  • the second time period during which the digital signals are read out from digital video data storage memory 150 and displayed is substantially greater than the time period during which the signals were read in. Because of the increase in time period, the writing rate of the beam of the cathode ray tube 172 is decreased over that which would be required should the video signal be displayed at the same rate at which it is received. Hence, the brightness of the display upon short ranges is greatly increased over that of previously known systems.
  • Interference rejection circuit 152 is provided to nullify the interference effects caused by nearby radar transmitters operating within the same frequency band. This type of interference, caused by reception of the transmitted pulses from the nearby radar, appears as plural spiral arms radiating outward from the center of the radar presentation. Interference rejection circuit 152 operates to substantially cancel this type of interference from the radar presentation without substantially effecting the presentation of desired targets. A switch is located upon control panel 146 which permits the operator to turn interference rejection circuit 152 ON and OFF as desired. The details of the construction of interference rejection circuit 152 are contained in U.S. Pat. No. 4,068,233 issued Jan. 10, 1978, the specification of which is herein incorporated by reference. The final video output signal produced at the output of interference rejection circuit 152 is coupled to the video amplifier 166 via video signal summer 160.
  • variable range marker circuit 154 produces an output video signal in the form of a short pulse to display a circular range ring mark at a distance from the center of the radar display determined by the setting of range marker adjustment 156.
  • Range marker adjustment 156 may physically be a part of control panel 146.
  • a display device 158 provides a digital read out to the operator of the distance from the radar antenna to the target upon which the variable range mark is positioned.
  • the output variable range mark video signal from variable range mark circuit 154 is coupled to video amplifier 166 through video signal summer 160.
  • Timing generator 144 furnishes clock and other timing signals used for the various circuits within indicator unit 140.
  • An internal oscillator within timing generator 144 produces the clock pulses at predetermined periods.
  • the heading flash from antenna resolver 112 which is produced each time the antenna beam passes the forward direction of the ship is reclocked by the clock pulses produced by the oscillator within timing generator 144 and coupled as a video pulse through video signal summer 160 to video amplifier 166 to produce a mark on the screen to indicate to the operator when the antenna beam so passes the bow of the ship.
  • Timing generator 144 also produces the MTR TRIGGER signal as a pulse at predetermined fixed intervals depending upon the radar range scale setting as relayed from control panel 146.
  • the MTR ACKNOWLEDGE signal from transmitter-modulator 118 is used by timing generator 144 to produce a SWEEP GATE signal which is a logic signal which assumes the high or active state in the time period during which video signals are being received.
  • the SWEEP GATE signal is set in the active state as soon as the MTR ACKNOWLEDGE signal is received and set to the low or inactive state at the end of the time period depending upon the range setting selected.
  • control panel 146 Upon control panel 146 are mounted the various operator actuable controls for adjusting and determining the operation of the various circuits within the radar system.
  • a range control is provided that determines the maximum range at which targets are to be displayed. This distance corresponds to the distance at the edge of the cathode ray tube screen.
  • ON/OFF switches are provided for operating MTR power module 122, motor 106 of antenna 101 via MTR power module 122, interference rejection circuit 152, variable range marker circuit 154, and indicator power module 174.
  • a switch is provided to select between head up (the direction in which the ship is pointing) or north up at the top of the display presentation.
  • north stabilization circuit 142 modifies the signals received from antenna resolver 112 before coupling them to display position resolver 162. Otherwise, for displays in which the ship's heading is displayed at the top of the screen, the signals from antenna resolver 112 are coupled directly to display position resolver 162.
  • Display position resolver 162 takes the output signals from either antenna resolver 112 or north stabilization circuit 142 in the form of modulated sine and cosine waveforms and produces therefrom DC voltages for each radar sweep representing X and Y sweep increments.
  • Sweep waveform generator 164 produces X and Y ramp waveforms, the maximum amplitudes of which are determined by the DC voltages from display position resolver 162.
  • the X and Y ramp waveforms are each coupled to X and Y deflection amplifiers 168 where they are amplified and coupled to X and Y deflection coils 170 for deflecting the beam of cathode ray tube 172 in the manner well-known in the art.
  • the output of video amplifier 166 is coupled to cathode 176 of cathode ray tube 172 for modulating the beam intensity thereof.
  • indicator power module 174 is, as is MTR power module 122, preferably a switching power supply capable of producing at its output a plurality of voltages having the required current furnishing capabilities.
  • the switching frequency of indicator power module 174 and that of MTR power module 122 are selected intermediate the PRF rate as determined by timing generator 144 in accordance with the range setting and the rate of digitization of the analog video signal by analog/digital converter 148.
  • variable range marker circuit 154 provides a variable range mark video signal one range cell wide at a range position which is selected by VRM range adjust control 156.
  • the corresponding value of the range distance in one of, in the example of the preferred embodiment, three alternative selectable dimensions (nautical miles, meters, and yards) may be read on a three or six digit LED display 158 in preferred embodiments which may be located near the top of the face of the screen of CRT 172 upon control panel 146. The three digit display is used for miles while the six digit display is used for yards or meters.
  • the VRM range mark position is determined by the value stored in 16 bit range register 304 (registers 402 and 404). Fifteen of these sixteen bits provide nine bits of resolution (512 range cells) for each of 7 contiguous binary range scale factors in the preferred embodiment. The sixteenth bit provides a "VRM-OFF" indication.
  • Registers 402 and 404 are parallel entry registers with serial shift capabilities.
  • range register 304 For the majority of the operational time of this circuit, the contents of range register 304 are in a circularly shifted condition with the last bit position of the shift register coupled to the first bit serial input through exclusive OR gate 444 within range update circuit 302. The bit corresponding to one range cell of the selected range scale is located at the LSB end of the register.
  • VRM pulse counter 310 (binary counters 431-433). Between sweep gate signals, VRM pulse counter 310 is preset by an inverted SWEEP GATE signal from inverter 416 to the complement of the count values represented by these bits. During the active state of the SWEEP GATE signal, VRM pulse counter 310 is incremented by one bit count for each range cell as displayed upon CRT 172 as indicated by each READ CLOCK pulse which gates a 2.02 MHz clock pulse through range cell clock select circuit 308 (gates 414 and 415 and inverter 421). When VRM pulse counter 310 reaches a count value of 511, a VRM video pulse is produced. Amplification is provided by gate 448. Upon the next READ CLOCK pulse, the VRM pulse counter 310 advances to a count of 512 at which it remains until the end of the active state of the SWEEP GATE signal for that radar pulse.
  • range value contained in range register 304 is greater than 511 range cells of the selected range scale, an overflow condition will be indicated by the activation of the tenth significant bit position of range register 304.
  • VRM pulse counter 310 is preset to an overflow condition, as may happen when the system is first activated or if the range mark is positioned off scale, VRM pulse counter 310 will remain in the state to which it was preset for the duration of the SWEEP GATE signal and no VRM video pulse will be produced.
  • the value initially stored in range register 304 to set the position of the range mark is changed by means of two VRM control signals LEAD and LAG. These two signals are generated by optical resolver apparatus 201 shown in the views of FIGS. 5 and 6. Alternatively, other types of resolvers such as a magnetic resolver may be used. Cylindrically shaped resolver housing 203 is coupled through shaft 202 to operator rotatable knob 208 upon control panel housing 206. Along the periphery of resolver housing 203 are located a number of longitudinal slots 204 cut through housing 203 at predetermined intervals. There are preferably more of such slots than are shown in FIG. 5, the number being reduced for clarity of illustration.
  • Light-emitting diodes 214 and 216 are positioned within housing 203 so that when light is allowed to pass from one of the light-emitting diodes through a slot 204 to one of the D'arlington phototransistors, light from the other one of the light-emitting diodes is partially blocked.
  • the LEAD and LAG signals are produced upon the collectors of the respective phototransistors. Twice an odd number of slots are provided.
  • the phototransistors are positioned such that the LEAD and LAG signals are in quadrature with one another with respect to shaft position.
  • each one-hundredth of a revolution of control shaft 202 produces an alternate high or low change in level of one of the signals.
  • the LEAD signal waveform When the shaft is rotated clockwise, the LEAD signal waveform will be phased in advance of that of the LAG signal while, when shaft 202 is rotated counterclockwise, the LEAD signal waveform will be phased in retard of the LAG signal.
  • the value stored in range register 304 is positioned with the bit corresponding to one range cell of the particular range selected at the LSB position of the register which in turn is coupled to the LSB position of VRM pulse counter 310 which is operated at one count per range cell during display time.
  • the binary number stored in range register 304 is shifted to align the appropriate bit in the LSB position. Because of this action, the range mark displayed will stay on a selected target as the range scale is changed and the target changes its relative position on the screen of the display tube.
  • a given amount of rotation of control shaft 202 produces the same distance of movement of the range mark upon the face of the display tube regardless of the range scale selected. Eliminated is the problem of a small rotation producing a large movement on short ranges and very little movement on long ranges.
  • Range update circuit 302 functions to interpret the relative occurrence of transitions in the LEAD or LAG signals and, as a result, to increase or decrease the value stored in range register 304.
  • a detection is made by range update circuit 302 (flip/flops 406 and 408, multiple input register 438, exclusive-OR gates 439-442 and 444, NAND gates 443, 447, and 446, and inverter 445).
  • the relative occurrence of transitions in the LEAD and LAG signals are used to increase or decrease the value stored in range register 304.
  • a dimension calculation process is initiated at the beginning of every seventh sweep gate signal for a six digit LED display system and for every fourth sweep gate signal for systems using a three digit LED display.
  • the value change indication and direction of change is stored in register 438 between dimension calculation processes.
  • the contents of range register 304 is shifted through range update circuit 302 and returned to range register 304.
  • a serial addition or subtraction is performed by exclusive-OR gate 444 within range update circuit 302.
  • the resultant value which is again stored in range register 304, will be either increased or decreased by a value corresponding to one range cell for the selected range scale or remain unchanged if no change indication has occurred since the last dimension calculation process. Recognition of new change indications is inhibited during each dimension calculation process.
  • range register 304 Near the conclusion of the dimension calculation process, the contents of range register 304 is positioned with the least significant bit of the 16 bit value stored therein at the next to the LSB end of the register.
  • range scale lines 1.5 mile-64 miles and REAL TIME
  • the AND'ed signals are encoded to 8-line to 3-bit encoder 424 with the encoded result stored in register 425. If it is determined that none of the scales above the one selected have an overflow condition, the selected scale is used.
  • scale control circuit 306 (gates 417-420, 422, 423, and 430; inverter 426; encoder 424; and register 425) to control the shifting of range registor 304 until the bit which corresponds to a value of 1 range cell upon the selected range scale is positioned at the LSB end of range register 304.
  • Each dimension calculation process is essentially a conversion of the binary values stored in range register 304 to the appropriately scaled decimal value which is to be displayed by digital LED display 158.
  • the conversion is performed by program control processor 315 at a rate determined by an externally supplied 2.02 MHz clock signal.
  • Program control processor 315 includes program counter 326 (counter 466 and 467), instruction memory 324 (read-only memory 471), instruction decoder 322 (decoder 469; gates 472-475, 477, 478, and 481; and inverters 468, 472, 476, 479, and 480), adders 320 (adders 484 and 485; multiplexer 483; gate 320; inverter 450; and flip-flop 455), and accumulator registers 316 (registers 434-437 for which clock signals are provided by gates 429, 456, and 458-460; inverter 457; and flip-flops 452 and 453). In the preferred embodiment, three separate programs are provided depending upon the type of final display desired.
  • program number 1 is for conversion to yards
  • program number 2 for conversion to miles
  • program number 3 for conversion to meters.
  • the program selected is determined by the start count jammed into the parallel inputs of program counter 326 (binary counters 466 and 467). This is done by connecting the program select lines labeled A-C to the numbered terminals of the program select inputs as shown in the table at the lower left of FIG. 4a.
  • the three programs include a total of 155 4-bit word instructions which are permanently stored in instruction memory 324 which may be a read-only or programmable read-only memory.
  • instruction decoder 322 is a table specifying for each of the 16 possible binary bit output combinations from instruction memory 324 what operations are to be performed corresponding to each instruction. Each instruction within each of the three programs is accessed from instruction memory 324 by program counter 326. Implementation of the instructions is executed by instruction decoder 322.
  • the decimal value to be displayed by digital LED display 158 is generated serially with a word-by-word summation and accumulated in the 8-word by 4-bit accumulator 316 (registers 434-437).
  • Each eighth instruction shifts the next bit of the binary value towards the LSB end of range register 304. If the bit indicates a value of one, each of the following instructions in the series will add the appropriate value to the associated word as it is shifted from accumulator 316 through adder 320 and stored back into accumulator 316 upon the next clock pulse. As each decimal carry is generated, it is stored then added to the next higher significant word. If a bit at the LSB end of range register 304 indicates a value of 0, the words passing through the adder have 0 added to them and remain unchanged.
  • the output of adder 320 is continuously monitored by instruction decoder 322. A count of the last consecutive values of zero is maintained by leading zero counter 318 (counter 482; flip-flop 454; and inventor 449).
  • the last "shift range register” instruction of the sequence will shift the "VRM-OFF" bit to the LSB end of range register 304. This bit normally indicates the presence of a zero.
  • the next group of instructions holds the contents of accumulator 316 stationary while increasing the count value in leading zero counter 318 by the number of significant digits of accuracy to be displayed.
  • the zero counter value is limited to 7.
  • the "round off" instructions serve to round off the value in accumulator 316 to plus or minus one-half increment of the least of the selected significant digits.
  • the count in leading zero counter 318 decreases until it is equal to 7.
  • a value of 5 is added to the word on the input of adders 320.
  • the resultant presence or absence of a carry is stored while the word returned to accumulator 316 is replaced by a value of zero.
  • leading zero counter 318 will carry a count of 8
  • the carry (if present) will be allowed to propagate, and the resultant summation will be returned to accumulator 316.
  • the next eight instructions will be "add zero" instructions. They allow the contents of accumulator 316 to be cycled through adder 320 unchanged to update the count value in leading zero counter 318.
  • the next set of instructions function to drop off the nonsignificant digits to the right of the eventual decimal point position.
  • the contents in both leading zero counter 318 and decimal point counter 314 are increased by a value of one until the count and leading zero counter 318 is equal to 7.
  • the position of the contents of accumulator 316 and the count of leading zero counter 318 and decimal point counter 314 will then remain unchanged for the remainder of the "decimal right justify" instructions.
  • the following three sets of instructions cause the contents of accumulator 316 to be cycled through adder 320 unchanged by adding 0's to update the count value in leading zero counter 318.
  • the "set significant decimal” instruction the first of these three sets, decimal point counter 314 is inhibited from advancing. The effect of this operation is to shift the decimal point to the left with respect to the digits until it is properly positioned.
  • the second of the sets are "add zero" instructions.
  • the third set is a single "start digital display” instructions which also acts as an "add zero” instruction. This instruction presets program counter 326 to the values determined by its preset inputs and also initiates operation of scale control circuit 306.
  • the first operation of scale control circuit 306 is to sample the range control lines and associated bit positions of range register 304. This is done by the "start digital display” instructions to determine the scale to be selected. The scale selection decision is then stored in register 425 which also functions as a counting register. If the "VRM OFF" bit of range register 304 is in the logical 1 state, accumulator 316 is cleared, leading zero counter 318 is set to a count of 8, decimal point counter 314 is set to place the decimal to the left of the least significant digit in accumulator 316, and also 16 bits of range register 304 are set to the one state.
  • range register 304 If the "VRM OFF" bit of range register 304 is in the zero state, the contents of accumulator 316, leading zero counter 318, decimal point counter 314, and range register 304 are unaffected. The program counter will continue to be advanced. During this time the position of the contents in accumulator 316 and the counts of leading zero counter 318 and decimal point counter 314 will be inhibited from changing. The position of the contents in range register 304 are changed by each "shift range register" instruction. Each of these instructions is accompanied by addressing counting register 425 within scale control circuit 306.
  • decimal point anode is activated by decimal point counter 314 when the appropriate cathode line is selected and activated. Once leading zero counter 318 reaches a count a 8, digits to the left of the decimal point will be blanked by not activating the selected cathode line. Thus a display is produced with a non-zero digit in the left-most display position with the decimal point appropriately positioned.
  • a three digit display may be produced by using only cathode lines 1-3. In that case, the last three cathode lines are selected at the 2.02 MHz rate resulting in a higher duty cycle for each of the remaining three active digits.
  • the anode driving circuit is disabled when the last three cathode lines are selected.
  • the next dimension calculation process begins at the end of the selection period of the sixth cathode line.
  • the dimension calculation program is continued from instruction memory 324 at which program counter 326 is previously halted at the 2.02 MHz rate.
  • Selection between 3 and 6 digit displays is also made internally by connecting the upper input of NOR gate 460 marked E1 to the terminal marked E3 in the case of a six digit display and to the terminal marked E2 in the case of a three digit display.
  • the brightness of the LED display digits is set by adjusting the base drive to transistor 495 by variable resistor 501.
  • the base drive to transistor 495 in turn controls the maximum voltage upon the emitter of transistor 490 and hence the available current through resistors 465 to the LED display device anodes.

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Radar, Positioning & Navigation (AREA)
  • Remote Sensing (AREA)
  • Computer Vision & Pattern Recognition (AREA)
  • Radar Systems Or Details Thereof (AREA)
US05/774,000 1977-03-03 1977-03-03 Display range marker Expired - Lifetime US4126858A (en)

Priority Applications (5)

Application Number Priority Date Filing Date Title
US05/774,000 US4126858A (en) 1977-03-03 1977-03-03 Display range marker
CA296,048A CA1103339A (en) 1977-03-03 1978-02-02 Display range marker
GB6057/78A GB1576912A (en) 1977-03-03 1978-02-15 Radar apparatus
DE19782809276 DE2809276A1 (de) 1977-03-03 1978-03-03 Radarsystem
JP2438678A JPS53110396A (en) 1977-03-03 1978-03-03 Radar

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US05/774,000 US4126858A (en) 1977-03-03 1977-03-03 Display range marker

Publications (1)

Publication Number Publication Date
US4126858A true US4126858A (en) 1978-11-21

Family

ID=25099945

Family Applications (1)

Application Number Title Priority Date Filing Date
US05/774,000 Expired - Lifetime US4126858A (en) 1977-03-03 1977-03-03 Display range marker

Country Status (5)

Country Link
US (1) US4126858A (sv)
JP (1) JPS53110396A (sv)
CA (1) CA1103339A (sv)
DE (1) DE2809276A1 (sv)
GB (1) GB1576912A (sv)

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO1980001612A1 (en) * 1979-01-26 1980-08-07 Sperry Corp Symbology writing apparatus for radar plan position indicator displays
US4307396A (en) * 1978-12-26 1981-12-22 Hughes Aircraft Company Microprocessor controlled PPI sweep generator with automatic distribution of real-time video and synthetic display loads
DE4108837A1 (de) * 1990-03-19 1991-09-26 Japan Radio Co Ltd Dreidimensionaler bildschirmradar
US5204684A (en) * 1983-10-07 1993-04-20 Thomson - Csf Device for digital telemetry and a radar system incorporating such a device
US20090058718A1 (en) * 2007-08-31 2009-03-05 Furuno Electric Company, Limited Radar apparatus and the like

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5937473A (ja) * 1982-08-25 1984-02-29 Koden Electronics Co Ltd 可変マ−ク装置
JPS5937472A (ja) * 1982-08-25 1984-02-29 Koden Electronics Co Ltd 可変マ−ク装置

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3881176A (en) * 1972-04-20 1975-04-29 Kurt Scheer Apparatus for producing a settable distance marker
US4058810A (en) * 1976-08-13 1977-11-15 Raytheon Company Stabilized digital PPL radar system

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3159830A (en) * 1961-03-16 1964-12-01 Sperry Rand Corp Method and apparatus for visual presentation of digital and analog information
JPS5243151B2 (sv) * 1972-06-06 1977-10-28
JPS4956872A (sv) * 1972-10-04 1974-06-03
JPS5145464A (ja) * 1974-10-15 1976-04-17 Kin Nishimura Kidoshujinsochi
JPS5294587A (en) * 1976-02-02 1977-08-09 Ntn Toyo Bearing Co Ltd Method of detecting deformity in grinding wheel
US4077037A (en) * 1976-08-06 1978-02-28 Raytheon Company Variable range marker
US4230798A (en) * 1978-02-13 1980-10-28 Miles Laboratories, Inc. Unitized uric acid test composition and device

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3881176A (en) * 1972-04-20 1975-04-29 Kurt Scheer Apparatus for producing a settable distance marker
US4058810A (en) * 1976-08-13 1977-11-15 Raytheon Company Stabilized digital PPL radar system

Cited By (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4307396A (en) * 1978-12-26 1981-12-22 Hughes Aircraft Company Microprocessor controlled PPI sweep generator with automatic distribution of real-time video and synthetic display loads
WO1980001612A1 (en) * 1979-01-26 1980-08-07 Sperry Corp Symbology writing apparatus for radar plan position indicator displays
US4224619A (en) * 1979-01-26 1980-09-23 Sperry Corporation Symbology writing apparatus for radar plan position indicator displays
US5204684A (en) * 1983-10-07 1993-04-20 Thomson - Csf Device for digital telemetry and a radar system incorporating such a device
DE4108837A1 (de) * 1990-03-19 1991-09-26 Japan Radio Co Ltd Dreidimensionaler bildschirmradar
US20090058718A1 (en) * 2007-08-31 2009-03-05 Furuno Electric Company, Limited Radar apparatus and the like
US7768447B2 (en) * 2007-08-31 2010-08-03 Maxsea International S.A.S. Radar apparatus and the like

Also Published As

Publication number Publication date
DE2809276C2 (sv) 1988-05-19
JPH029314B2 (sv) 1990-03-01
JPS53110396A (en) 1978-09-27
CA1103339A (en) 1981-06-16
GB1576912A (en) 1980-10-15
DE2809276A1 (de) 1978-09-07

Similar Documents

Publication Publication Date Title
US4387374A (en) Range mark position control employing optical encoding
US4068233A (en) Radar system having interference rejection
US4126858A (en) Display range marker
US4479206A (en) Scanning sonar display system
US4077037A (en) Variable range marker
CA1116732A (en) Optical encoder device
US4125834A (en) Display range marker processor
US4024385A (en) Second difference function generator
US4067007A (en) Adaptive compass drive system
US5337057A (en) Non-linear radar range scale display arrangement
US4208657A (en) Electronic automatic plotter
US3789403A (en) Digital line graphics control on range scalable radar crt display
CA1092223A (en) Stabilized digital ppi radar system
US3500402A (en) Ppi display systems
US4155003A (en) Adjustable electronic time switch
US3792304A (en) Scaled graphic line display on cathode-ray tube with uniform brightness
US4088996A (en) Radar signal processor
US2697797A (en) Cathode-ray tube indicator deflection circuit
CA1046614A (en) Radar and display system
JPH0321492Y2 (sv)
US3165735A (en) Radar display apparatus
JPH0131976Y2 (sv)
US3975732A (en) Second difference function generator
JPH0157748B2 (sv)
US3210761A (en) Pattern displaying system