US3705359A - Pcm decoder with expansion characteristic - Google Patents

Pcm decoder with expansion characteristic Download PDF

Info

Publication number
US3705359A
US3705359A US121940A US3705359DA US3705359A US 3705359 A US3705359 A US 3705359A US 121940 A US121940 A US 121940A US 3705359D A US3705359D A US 3705359DA US 3705359 A US3705359 A US 3705359A
Authority
US
United States
Prior art keywords
ranking
stage
bit
group
demodulator
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
US121940A
Other languages
English (en)
Inventor
Werner Kappes
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
TE Connectivity Germany GmbH
Original Assignee
Krone GmbH
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Krone GmbH filed Critical Krone GmbH
Application granted granted Critical
Publication of US3705359A publication Critical patent/US3705359A/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04B—TRANSMISSION
    • H04B14/00—Transmission systems not characterised by the medium used for transmission
    • H04B14/02—Transmission systems not characterised by the medium used for transmission characterised by the use of pulse modulation
    • H04B14/04—Transmission systems not characterised by the medium used for transmission characterised by the use of pulse modulation using pulse code modulation
    • H04B14/046—Systems or methods for reducing noise or bandwidth
    • H04B14/048—Non linear compression or expansion
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M1/00—Analogue/digital conversion; Digital/analogue conversion
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M1/00—Analogue/digital conversion; Digital/analogue conversion
    • H03M1/06—Continuously compensating for, or preventing, undesired influence of physical parameters
    • H03M1/0617—Continuously compensating for, or preventing, undesired influence of physical parameters characterised by the use of methods or means not specific to a particular type of detrimental influence

Definitions

  • My present invention relates to a demodulator for binary code words, e.g., as arriving at a receiving station in a telecommunication system of the pulse-codemodulation, time-division-multiplex type.
  • the characteristics are generally kneetype' curves each consisting of 2'" linear segments dividing a range of signal amplitudes, between limits of iU into as many bands (half of them positive, half of them negative) whose width increases from the origin outward by a factor of 2, except for the two innermost bands on either side of the abscissa which are of the same width.
  • Each amplitude band is subdivided into 2" incrementalsteps represented by the n lowest-ranking bits of a code word of n+m+l hits, the highest-ranking bit being a sign indicator which, of course, is needed only if the signal to be digitized can be of either polarity.
  • each code word consists of eight bits with n 4 and m 3.
  • the characteristic is divided into 16 segments, eight on each side of the origin; if the four innermost segments of identical slope are considered a single segment, the number of segments reduces to thirteen.
  • the general object of my present invention is to provide an improved pulse-code demodulatorifor re-expanding the analog equivalents of binary code words generated in the aforedescribed manner according to a compression characteristic divided into 2" -(or possibly 2'") linear segments.
  • -A more specific object is to provide means in such a demodulator for reversing the'polarity of the reconstituted analog voltage under the control of the sign bit, if necessary, at a stage preceding the restoration of the original amplitude relationship in order that possible minor switching dissymmetries may be stepped down in the same proportionas the corresponding signal amplitudes to minimize their effect upon low-amplitude signals.
  • a further object is to obviate the need in such a demodulator for so-called floating analog switches (which do not respond to a fixed reference potential) as well as constant-current generators, both of which require complex circuitry in order to be realized with the necessary degree of precision.
  • Still another object is to provide a demodulator which, while satisfying the aforestated desiderata, operates at a decoding speed compatible with the reception of 3-bit code words in a PCM system of the 30/32-channel type in which signal amplitudes are sampled during intervals on the order of lusec.
  • the demodulator includes a first decoding stage connected to receive both thelower-ranking n-bit group and the higherranking m-bit group from a storage circuit in which the incoming code words are temporarily registered, this first stage including an impedance network with individually switchable branches which are controlled by the n-bit group to generate a corresponding analog voltage composed of up to 2" incremental steps: a further switchable branch in this network, controlled by the m-bit group, superimposes upon this analog voltage a first voltage of 2" incremental steps in the output of the'first stage if this latter group includes at least one finite bit, i.e., if one or more m-bits thereof have the logical value 1.
  • This m-bit group is also fed to a second decoding stage to control the operation of a weighting circuit for multiplying the output of the first stage by a factor proportional to the analog equivalent of the m-bit group.
  • this proportional factor is usually of fractional value so that the multiplication becomes a division performed in an impedance work of the step-down type.
  • the network of the first stage may comprise n+2 parallel resistances joined to an inverting input of an operational amplifier, these resistances having staggered magnitudes 2R wherein i is an integer ranging from 0 through n+1, the smallest resistances thus having the value R while the largest one has the value 32R in the specific example (n 4) here considered.
  • the smallest resistance R which in view of the parallel connection is the electrically most significant one, is switchable into circuit in response to a finite m-bit, the register stage carrying the several (here three) m-bits working advantageously into a common OR gate to generate a control signal for the switching of this particular resistance.
  • the largest and therefore electrically least significant resistance is connected to a source of fixed reference potential whose polarity may be reversed in response to the sign bit; it is also possible for this purpose to insert an inverter ahead ofthe operational amplifier delivering the output of that decoder stage, this inverter being selectively short-circuited according to the logical value of the sign bit.
  • the latter may be a resistive ladder circuit of the R/2R type as described, for example, by David F. Hoeschele in Analog-to- Digital/Digital-to-Analog Conversion Techniques, published 1968 by John Wiley & Sons, Inc., New York, pages 108 ff.
  • This latter network comprises n+2 arms of magnitude 2R (interconnected by sections of mag nitude R) of which one is connected to a source of fixed reference potential whereas the others are selectively connectable to the same source in response to respective n-bits and, in the case of the arm farthest from the source, to a finite m-bit as transmitted through the aforementioned OR gate.
  • the reversal of polarity under the control of the sign bit may be carried out at the source or by an inverter cascaded with the zero-voltage terminal (ground) and a high-voltage ter-.
  • these re- 'sistors having progressively decreasing magnitudes ranging from a value 2 '"-"R for the resistor nearest the high-voltage terminalto a value R between the two taps farthest from that terminal, the adjoining resistor at the grounded end having the same magnitude R.
  • the highvoltage terminal and the 2"'2 taps between the several weighting resistors are selectively connectable, under the control of the m-bit group, to an impedance transformer such as an operational amplifier whose high input resistance minimizes the shunting effect of the output circuit upon the potentiometer.
  • the duplication of the lowest resistance value at the grounded potentiometer end is designed to preserve the correct binary relationship 'of the several potentiometer output, at the expense of introducing an ambiguity with regard to the first two segments (of identi-- cal slope) of the characteristic curve.
  • FIG. 1 is a graph of an expansion characteristic of the type used in a pulse-code demodulator embodying my invention
  • FIG. la is a similar graph showing a complementary compression characteristic
  • FIG. lb is a graph showing part of the characteristic of FIG. 1a on a larger scale
  • FIG. 2 is a diagram of an eight-bit code word to be demodulated
  • FIG. 3 is an overall circuit diagram of a demodulator according to the invention.
  • FIG. 4a is a more detailed diagram of a first decoder stage forming part of the demodulator of FIG. 3;
  • nos. 4b and 4c SllOW respective modifications of the decoder stage of FIG. 4a;
  • FIG. S' shows one branch of the expansion curve of FIG. 1 on an enlarged scale, together with the output of the first decoder stage drawn to the same scale;
  • FIGS. 5a and 5b are graphs illustrating the relationship between analog voltage 'and code combinations in coding and decoding, respectively;
  • FIG; 6 is a table relating to the operation of a weighting circuit included in the system of FIG. 3;
  • FIG. 7 is a circuit diagram of a second decoder stage forming part of the demodulator of FIG. 3.
  • FIGS. la and 1b show a compression characteristic (similar to that illustrated in correspondingly numbered Figures of the above-identified Fruhauf application) as used in an encoder at a transmitting station of a PCM/TDM telecommunication system.
  • the demodulator according to my invention forms part of a receiving station linked with that transmission station in any conventional manner.
  • the compression characteristic shown in FIG. la represents the variation of the output voltage U of an amplitude converter in response to different input voltages U, ranging between a negative limit -U,,,,,, and a positive limit +U of the same absolute magnitude.
  • the positive branch of the curve, lying in the first quadrant, and its negative branch, lying in the third quadrant, are mutually symmetrical about the origin 0 and are each subdivided at points +0 to +0 and Q, to --Q into 2'" linear segments, there being eight such segments per branch (m 3) in the example given.
  • the first six segments of the positive branch have been shown more clearly in FIG. 1b; because of the symmetry, the subsequent discussion will be limited to this positive branch.
  • the seven knee points Q, Q1 of the curve are progressively spaced along the abscissa according to a binary law, with the exception of the first two points 0 Q defining bands of like width (equal to U,,,,,,/ I 28) for the amplitude of input voltage U
  • the width of the third hand (between points 0; and O3) is UNI/64, that of the fourth band is U /32, and so forth to a maximum value of U /2 for the eighth band.
  • the slopes of the several linear segments defined by these knee points decrease in the same binary ratio (being identical for the first two segments) so that the output voltage U rises from one point to the next by a constant differential AU.
  • the magnitude of +U may be coded in m+n 7 bits.
  • the expansion characteristic shown in FIG. 1 is subdivided, like the aforedescribed compression characteristic, into 16 segments defined by points H, to H, and P to P,; on opposite sides of the origin 0.
  • the slopes of these segments progressively increase in a binary ratio, again with the exception of the four innermost segments (between P and +P which are of the same slope; the relative length of the several segments is so chosen that their projections upon the abscissa are of uniform length, defining sixteen (2"*) sets of eightbit code words which have been designated I VIII for the positive half of the curve.
  • Each set I VIII encompasses 16 (2") different code words headed by a single combination of m-bits (000 through 111).
  • the corresponding analog voltage iU is divided into 16 bands whose relative width is the same as that of the corresponding bands of the original analog voltage U shown in FIGS. la and 1b.
  • FIG. 2 shows the structure of an eight-bit code word together with the digital weight of its constituent bits.
  • the highest-ranking (sign) bit of the weight 2 indicates the polarity of the transmitted signal.
  • the next 106009 OIIO three bits, of weights 2, 2 and 2 represent the m-bit group which defines one'of the sets I VIII in FIG. 1 and thus identifies one of the segments of the expansion characteristics whose slope determines the relative magnification or reduction to which the analog equivalent of the code word must be subjected.
  • the four lowest-ranking bits, of weights.2", 2 2 and 2 represent then-bit group which selects one of the sixteen subdivisions forming part of the designated amplitude band.
  • the incoming bits of any code word are temporarily stored in respective bistable units of a register 100 'which, at a predetermined point in a cycle and under the control of a timer not shown, discharges them in parallel to two decoding stages D, and D Stage D, v
  • stage D which has seven outconsists of seven serially interconnected resistors RD,
  • The'input resistance of the operational amplifier IW may be on the order of I GO so that this amplifier should have no significant influence upon the potentiometer RD.
  • decoder D has been illustrated in FIG. 4a which shows the register working into a resistance network RB comprising six resistors RB, RB the first five resistors being in series with respective switches BS, BS terminating at a bus bar which is directly connected to resistor RB
  • a further switch BS is reversible under the control of the sign bit in register 100 to apply either a positive reference voltage +U or a negative reference voltage U,,; to the bus bar 110 and through it to the inverting input of an operational amplifier V to which all the other resistors are also connected in parallel.
  • Amplifier V has a feedback resistor R connected between its output, delivering the intermediate analog voltage U,,', and its inverting input; the non-inverting input of this .differential amplifier is grounded.
  • An OR gate 111 receives the 3 m-bits 2 2 2 from register 100 to close the switch Bs whene ver at least one of these bits has the logical value l thereby connecting the resistor RB, to bus bar 110.
  • Resistors RB, RB are similarly connected in circuit by switches BS, BS responding to respective n-bits 2, 2, 2 and 2 The relative magnitudes of resistors RB RB, R8,,
  • the subtractive input of an operational amplifier connected as an inverter is called virtual ground or summing point. It follows that, in the circuit here considered, the voltage U is developed only across the resistor R, which may be considered the input impedance of the inverting operational amplifier V.
  • the magnitude of the network resistance R may assume any one of 32 different values ranging from 32R (with all switches BS, 88,-, open) to 32R/63 (with all the switches closed), corresponding to 32 discrete amplitudes for output voltage U, ranging from iU /64 to :63 U,,,/64.
  • switch BS closes in response to an output of OR gate 111 to connect the electrically most significant resistor RB, to bus bar 110, the output voltage U, reaches the first step 33 U, ,/64 in the upper half of the diagram.
  • the 16 amplitude steps represented by the various combinations of n-bits are transposed from positions below the median line (set I) to corresponding positions above that line (sets 11 VIII).
  • the threshold U, ,/64 of the lowermost step represents a slight and practically insignificant deviation from the original analog voltage as modified by the amplitude converter at the encoder (see FIGS. 1a and lb). This has been illustrated in FIGS. 5a and 5b, FIG. 5a showing the relationship between the voltage steps in the region of the origin and the associated code combinations at the encoder whereas FIG. 5b gives the corresponding relationship at the decoder D,.
  • words 10000000 and 00000000 represent 0 volt
  • words 10000001 and 00000001 indicate a first step equal to 1/32 of the positive or negative voltage U
  • words 10000010 and 00000010 relate to the next step of twice that amplitude, and so forth.
  • words 10000000 and 00000000 respectively correspond to +U 64 and U' #64
  • words 10000001 and 00000001 denote amplitudes of i3 U /64
  • words 10000010 and 00000010 designate the next unit step of i5 U y/64, and so forth.
  • FIG. 40 shows'another possible configuration for the impedance network of decoder D, which in this case has a ladder-type structure consisting of five series resistors of magnitude R, five shunt resistors RB, RB of magnitude 2R in series with respective switches BS, BS a further resistor RB, of the same magnitude 2R permanently connected to bus bar 1 10 at the end of the ladder remote from resistor R3 and an additional resistor RB, connected between that end and ground.
  • the opposite end of the ladder network R is terminated by a resistor R, which is virtually grounded by being joined to the subtractive input of the operational amplifier V connected as an inverter. It is thus possible to consider resistor R,,' the load resistance of the ladder network across which the voltage U, is developed.
  • the voltage U At the output of the amplifier V the voltage U,' appears when the feedback resistors R equals the load resistors 11,, as has already been explained for the amplifier V in FIG. 4b.
  • the voltage U can be calculated in the following manner (see the above-identified publication by DA. Hoeschele):
  • D,* D represent the value of the respective bits controlling the switches BS, BS
  • a pair of reversing switches SV, and SV serve to feed the output of the impedance network to an amplifier [W of very high input resistance (identical with impedance transformer IW, of FIG. 4b) either directly or, in the illustrated switch position, by way of inverting stage V
  • the operation of the R/2R-type ladder network RB is well known per se. With the switches BS, BS all in their illustrated position, resistors RB,'-' R3 are grounded and the output voltage of the network, taken off at the junctions of resistors R8 and R,,', has its minimum value.
  • switches illustrated in FIGS. 4a rc are also devices of the electronic type, such as bipolar transistors.
  • FIG. 6 is a table which summarizes the output voltages of weighting circuit RD, FIG. 3, in different positions of switches S, 8,, together with the associated combinations of m-bits and the sets of code groups I VIII represented thereby.
  • a logic circuit for decoder stage D operating in accordance with that table, has been illustrated in FIG. 7 which shows seven NAND gates N, N, with three inputs each except for gate N,
  • Gate N receives the true bits 2 2 2, gates N N receiving the same bits partly in negated form. Gate N receives only the negated bits and? since the logical value of the lowest-ranking m-bit (2 is immaterial for the operation of switch S as already explained.
  • the weighting circuit including potentiometer RD and switches S S attenuates the output voltage U of decoding stage D under the control of decoding stage D to reduce the analog voltages of FIG. 5 by a corresponding step-down factor, except within the am.- plitude band represented by set VIII which coincides (apart from its stepped character as illustrated for sets I and II in FIG. 5) with the eighth segment of the expansion characteristic.
  • the final output voltage U A is therefore exactly proportional to th original input voltage U (FIGS. la and 1b) fed int the remote encoder.
  • a pulse-code demodulatorin a receiver for binary code words of a predetermined number of bits forming a lower-ranking n-bit group and a higher-ranking m-bit group, comprising: T
  • a first decoding stage connected to said stage means for receiving both said groups therefrom, said first stage including an impedance network with individually switchable branches controlled by said lower-ranking group to generate a corresponding analog voltage composed of up to 2" incremental steps, said network being provided with a further switchable branch controlled by said higher-ranking group for superimposing upon said analog voltage of 2" incremental steps in the output of said first stage in the presence of any finite bit in the said higher-ranking group;
  • a second decoding stage connected to said storage means for receiving said higher-ranking group therefrom;
  • weighting means controlled by said second stage from multiplying the output of said first stage by a factor proportional to the analog equivalent of said 2"R where i is an integer ranging from Q through n+1, the largest resistance of magnl ude 2" R being connected to a source of fixed referencepotential, the
  • a demodulator as defined in claim 4 wherein said network comprises a resistive ladder circuit of R/2R type with an arm of magnitude 2R connected to a source of fixed reference potential and with n+l other arms of like magnitude 2R selectively connectable to said source in response to respective bits in said lowerranking group and to a finite bit in said higher-ranking group.
  • said weighting means comprises an impedance transfonner of high input resistance and further comprises a potentiometer with 2"-l series resistors, a high-voltage terminal connected to said first stage for energization thereby, and an opposite grounded terminal, said resistors forming 2"-2 taps between said terminals and having progressively decreasing magnitudes ranging from a value 2 'r for the resistor nearest said highvoltage terminal to a value r between the two taps farthest from said high-voltage terminal, the resistor lying between said grounded terminal and the tap nearest thereto having the same magnitude r, said taps and said high-voltage terminal being selectively connectable to said impedance transformer under the control of said m hits, the tap nearest said grounded terminal being so connectable regardless of the logic value of the least significant bitof said higher-ranking group upon all the other bits of the latter group having the logical value 0.

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Nonlinear Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Theoretical Computer Science (AREA)
  • Analogue/Digital Conversion (AREA)
US121940A 1970-03-09 1971-03-08 Pcm decoder with expansion characteristic Expired - Lifetime US3705359A (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
DE19702011056 DE2011056B2 (de) 1970-03-09 1970-03-09 Pulscodedemodulator mit dehnercharakteristik aufweisender knickkennlinie

Publications (1)

Publication Number Publication Date
US3705359A true US3705359A (en) 1972-12-05

Family

ID=5764545

Family Applications (1)

Application Number Title Priority Date Filing Date
US121940A Expired - Lifetime US3705359A (en) 1970-03-09 1971-03-08 Pcm decoder with expansion characteristic

Country Status (6)

Country Link
US (1) US3705359A (fr)
BE (1) BE763859A (fr)
DE (1) DE2011056B2 (fr)
FR (1) FR2083956A5 (fr)
GB (1) GB1315749A (fr)
NL (1) NL7102345A (fr)

Cited By (24)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3943466A (en) * 1973-07-12 1976-03-09 Societa Italiana Telecomunicazioni Siemens S.P.A. Compander for TDM telecommunication system
US3944939A (en) * 1973-04-16 1976-03-16 Societe Lannionnaise D'electronique Sle-Citerel Demodulator assembly for trains with differential phase modulation
US4099174A (en) * 1975-09-26 1978-07-04 Telefonaktiebolaget L M Ericsson Logarithmic digital to analog converter
US4160244A (en) * 1976-02-25 1979-07-03 National Semiconductor Corporation Conversion circuit
US4204163A (en) * 1977-07-06 1980-05-20 U.S. Philips Corporation Minimum group pulse code modem having shape and amplitude codes
US4250492A (en) * 1976-10-12 1981-02-10 Hitachi, Ltd. Non-uniform weighting circuitry
US4363024A (en) * 1977-11-21 1982-12-07 Brokaw Adrian P Digital-to-analog converter providing multiplicative and linear functions
US4366439A (en) * 1979-09-10 1982-12-28 Hitachi, Ltd. PCM Decoder
US4415922A (en) * 1979-08-07 1983-11-15 Thomson-Csf Cartographic indicator
US4484178A (en) * 1982-06-22 1984-11-20 International Business Machines Corporation Digital-to-analog converter
US4513278A (en) * 1977-09-26 1985-04-23 Burroughs Corporation Video Synthesizer for a digital video display system employing a plurality of grayscale levels displayed in discrete steps of luminance
US4532495A (en) * 1978-02-24 1985-07-30 Votrax, Inc. Speech digitization system
US4610018A (en) * 1983-09-19 1986-09-02 International Standard Electric Corporation Pulse code modulation translators
FR2583941A1 (fr) * 1985-06-21 1986-12-26 Labo Electronique Physique Circuit de conversion numerique-analogique muni d'une reponse non-lineaire et dispositif de visualisation a balayage cathodique equipe d'un tel circuit
US4665381A (en) * 1983-04-18 1987-05-12 Kabushiki Kaisha Toshiba Digital-to-analog converter
US4727355A (en) * 1985-04-19 1988-02-23 Nippon Gakki Seizo Kabushiki Kaisha Digital-to-analog converter
US5021785A (en) * 1984-10-04 1991-06-04 Yamaha Corporation Floating point digital to analog converter with bias to establish range midpoint
EP0558243A2 (fr) * 1992-02-28 1993-09-01 STMicroelectronics, Inc. Convertisseur numérique-analogique produisant une sortie linéaire précise aussi bien pour des entrées de signal numérique positives que négatives
FR2696597A1 (fr) * 1992-10-05 1994-04-08 Fujitsu Ltd Atténuateur variable pour l'atténuation du gain d'un signal analogique selon un signal numérique.
US5519396A (en) * 1991-06-12 1996-05-21 Intellectual Property Development Associates Of Connecticut, Inc. Network swappers and circuits constructed from same
US6108808A (en) * 1990-11-12 2000-08-22 Texas Instruments Incorporated Apparatus and method for decoding received signals and localization of errors therein by comparison with aberrant data values
US6396955B1 (en) * 1998-06-25 2002-05-28 Asahi Kogaku Kogyo Kabushiki Kaisha Image compression and expansion device
US20060164069A1 (en) * 2002-08-14 2006-07-27 Reinhard Maier Method and circuit arrangement for current measurement
US20120193995A1 (en) * 2011-01-31 2012-08-02 Sony Corporation Voltage generation circuit, resonance circuit, communication apparatus, communication system, wireless charging system, power supply apparatus, and electronic apparatus

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2221873A1 (en) * 1972-11-24 1974-10-11 Cit Alcatel PCM parallel decoder for telephone systems - has equal resistor chain and binary resistor chain feeding sep. multiplexers
JPS59163912A (ja) * 1983-03-08 1984-09-17 Toshiba Corp Ｃ−ｒ型ｄａ変換器

Cited By (28)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3944939A (en) * 1973-04-16 1976-03-16 Societe Lannionnaise D'electronique Sle-Citerel Demodulator assembly for trains with differential phase modulation
US3943466A (en) * 1973-07-12 1976-03-09 Societa Italiana Telecomunicazioni Siemens S.P.A. Compander for TDM telecommunication system
US4099174A (en) * 1975-09-26 1978-07-04 Telefonaktiebolaget L M Ericsson Logarithmic digital to analog converter
US4160244A (en) * 1976-02-25 1979-07-03 National Semiconductor Corporation Conversion circuit
US4250492A (en) * 1976-10-12 1981-02-10 Hitachi, Ltd. Non-uniform weighting circuitry
US4204163A (en) * 1977-07-06 1980-05-20 U.S. Philips Corporation Minimum group pulse code modem having shape and amplitude codes
US4513278A (en) * 1977-09-26 1985-04-23 Burroughs Corporation Video Synthesizer for a digital video display system employing a plurality of grayscale levels displayed in discrete steps of luminance
US4363024A (en) * 1977-11-21 1982-12-07 Brokaw Adrian P Digital-to-analog converter providing multiplicative and linear functions
US4532495A (en) * 1978-02-24 1985-07-30 Votrax, Inc. Speech digitization system
US4415922A (en) * 1979-08-07 1983-11-15 Thomson-Csf Cartographic indicator
US4366439A (en) * 1979-09-10 1982-12-28 Hitachi, Ltd. PCM Decoder
US4484178A (en) * 1982-06-22 1984-11-20 International Business Machines Corporation Digital-to-analog converter
US4665381A (en) * 1983-04-18 1987-05-12 Kabushiki Kaisha Toshiba Digital-to-analog converter
US4610018A (en) * 1983-09-19 1986-09-02 International Standard Electric Corporation Pulse code modulation translators
US5021785A (en) * 1984-10-04 1991-06-04 Yamaha Corporation Floating point digital to analog converter with bias to establish range midpoint
US4727355A (en) * 1985-04-19 1988-02-23 Nippon Gakki Seizo Kabushiki Kaisha Digital-to-analog converter
EP0206419A1 (fr) * 1985-06-21 1986-12-30 Laboratoires D'electronique Philips Circuit de conversion numérique-analogique muni d'une réponse non-linéaire et dispositif de visualisation à balayage cathodique équipé d'un tel circuit
FR2583941A1 (fr) * 1985-06-21 1986-12-26 Labo Electronique Physique Circuit de conversion numerique-analogique muni d'une reponse non-lineaire et dispositif de visualisation a balayage cathodique equipe d'un tel circuit
US6108808A (en) * 1990-11-12 2000-08-22 Texas Instruments Incorporated Apparatus and method for decoding received signals and localization of errors therein by comparison with aberrant data values
US5519396A (en) * 1991-06-12 1996-05-21 Intellectual Property Development Associates Of Connecticut, Inc. Network swappers and circuits constructed from same
EP0558243A2 (fr) * 1992-02-28 1993-09-01 STMicroelectronics, Inc. Convertisseur numérique-analogique produisant une sortie linéaire précise aussi bien pour des entrées de signal numérique positives que négatives
US5296857A (en) * 1992-02-28 1994-03-22 Sgs-Thomson Microelectronics, Inc. Digital to analog converter with precise linear output for both positive and negative digital input values
EP0558243A3 (en) * 1992-02-28 1994-09-28 Sgs Thomson Microelectronics Digital to analog converter with precise linear output for both positive and negative digital input values
FR2696597A1 (fr) * 1992-10-05 1994-04-08 Fujitsu Ltd Atténuateur variable pour l'atténuation du gain d'un signal analogique selon un signal numérique.
US6396955B1 (en) * 1998-06-25 2002-05-28 Asahi Kogaku Kogyo Kabushiki Kaisha Image compression and expansion device
US20060164069A1 (en) * 2002-08-14 2006-07-27 Reinhard Maier Method and circuit arrangement for current measurement
US7242177B2 (en) * 2002-08-14 2007-07-10 Siemens Aktiengesellschaft Method and circuit arrangement for current measurement
US20120193995A1 (en) * 2011-01-31 2012-08-02 Sony Corporation Voltage generation circuit, resonance circuit, communication apparatus, communication system, wireless charging system, power supply apparatus, and electronic apparatus

Also Published As

Publication number Publication date
FR2083956A5 (fr) 1971-12-17
BE763859A (fr) 1971-08-02
DE2011056A1 (fr) 1971-12-16
GB1315749A (en) 1973-05-02
DE2011056B2 (de) 1971-12-16
NL7102345A (fr) 1971-09-13

Similar Documents

Publication Publication Date Title
US3705359A (en) Pcm decoder with expansion characteristic
US3997892A (en) Digital to analog converter with improved companding
US4404544A (en) μ-Law/A-law PCM CODEC
US3688221A (en) Two-stage pcm coder with compression characteristic
US3217147A (en) Cumulative type decoder
DE3275620D1 (en) Analog-to-digital converters
US3935569A (en) Digital coder
US4396907A (en) Digital to analog converter which uses main and auxiliary resistor networks
US4384277A (en) Digital to analog converter
US3798637A (en) Pcm coder with compression characteristic
US3908181A (en) Predictive conversion between self-correlated analog signal and corresponding digital signal according to digital companded delta modulation
US3789389A (en) Method and circuit for combining digital and analog signals
US3735264A (en) Companding pulse code modulation system
US3668693A (en) Analog-to-digital converter
US3290671A (en) Byte decoder
US3419819A (en) Encoder means having temperature-compensation apparatus included therein
US3366947A (en) Non-linear pcm decoder
US3594782A (en) Digital-to-analog conversion circuits
US4143363A (en) Nonuniform translation between analog and digital signals by a piece-wise linear process
US3858200A (en) Variable threshold flash encoder analog-to-digital converter
US3315251A (en) Encoding device with non-linear quantization
US4099174A (en) Logarithmic digital to analog converter
GB1212008A (en) Improvements in or relating to resistive networks
US3495237A (en) Nonlinear decoder
GB941351A (en) Improvements in or relating to circuit arrangements for the conversion of analogue values into binary numbers