US3670309A - Storage control system - Google Patents

Storage control system Download PDF

Info

Publication number
US3670309A
US3670309A US887469A US3670309DA US3670309A US 3670309 A US3670309 A US 3670309A US 887469 A US887469 A US 887469A US 3670309D A US3670309D A US 3670309DA US 3670309 A US3670309 A US 3670309A
Authority
US
United States
Prior art keywords
storage
data
request
requests
speed
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
US887469A
Other languages
English (en)
Inventor
Gene M Amdahl
Richard F Arnold
Philip S Dauber
Charles V Freiman
Russell J Robelen
Herbert Schorr
John R Wierzbicki
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
International Business Machines Corp
Original Assignee
International Business Machines Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by International Business Machines Corp filed Critical International Business Machines Corp
Application granted granted Critical
Publication of US3670309A publication Critical patent/US3670309A/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0844—Multiple simultaneous or quasi-simultaneous cache accessing
    • G06F12/0855—Overlapped cache accessing, e.g. pipeline
    • G06F12/0857—Overlapped cache accessing, e.g. pipeline by multiple requestors
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/16—Handling requests for interconnection or transfer for access to memory bus
    • G06F13/18—Handling requests for interconnection or transfer for access to memory bus based on priority control

Definitions

  • ABSTRACT Described is s storage control system for s two-levei storage system.
  • the system includes a high-speed storage against [151 3,670,309 [451 June 13, 1972 widchrequensfordstssneprooenedsndsslowenlarprcapocitymalnstorage.
  • Requestsfordstsarereoeived In terms oflogicsiaddresses.
  • a sequence interlock generator is included which interlocks requests in the plurslityofrequenrtseka toiruurethstrequeetstothe lame storweareaareperkmnedin propersequenoetoinsuredats integrity.
  • High-speed storage is divided into storage modules capable of simultaneous operationauchthatrequestsfromthe plurality otrequestportscan be serviced concurrently. If eomparison of the tags indicate that therequesteddataisavailable, therequestlsserviced. An interstorage transfer mechanhm is included such that ifthe requested data is not available in high-speed storage. then the datsisretrievedfi-ommainstoragesndplaced into high-speed storage for subsequent processing of the request. Concurrently with interstorage transfer, processing of other requests from the request ports is permiuible. In the replacement of data fiorn main storage to high-speed storage, provision is made for also replacing data from high-speed storage to main storage ilsuch beneeesary.
  • PATEN'IEDJRRI m2 3.670.309
  • FIG. 5A FIG. 58 FIG. 5C FIG. 5D FIG. 5Q FIG. 5R
  • FIG. 51 FIG. 5J FIG. 5K FIG. 5L FIG. 5W FIG. 5X
  • FIG.5M FIG. 5N FIG. 52 FIG. 5P
  • FIG.7E FIG. 7F FIG. 7G FIG-TH FIG. 73 FIG.7T F
  • FIG. 7M FIG. 7N FIG. 72 FIG. 7P
  • PATENTEDJun 13 m2 SHEET 1711f 179 Son 0 0 M0 M0 PO vm mm um I 0 Hm x1 HQ" 6 4062 28 5 uuunn m 4 3 E mm 0:

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
  • Information Retrieval, Db Structures And Fs Structures Therefor (AREA)
  • Multi Processors (AREA)
US887469A 1969-12-23 1969-12-23 Storage control system Expired - Lifetime US3670309A (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US88746969A 1969-12-23 1969-12-23

Publications (1)

Publication Number Publication Date
US3670309A true US3670309A (en) 1972-06-13

Family

ID=25391207

Family Applications (1)

Application Number Title Priority Date Filing Date
US887469A Expired - Lifetime US3670309A (en) 1969-12-23 1969-12-23 Storage control system

Country Status (5)

Country Link
US (1) US3670309A (ja)
JP (1) JPS504530B1 (ja)
DE (1) DE2061576A1 (ja)
FR (1) FR2143504B1 (ja)
GB (1) GB1313528A (ja)

Cited By (28)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3839704A (en) * 1972-12-06 1974-10-01 Ibm Control for channel access to storage hierarchy system
FR2235428A1 (ja) * 1973-06-26 1975-01-24 Ibm
US3878513A (en) * 1972-02-08 1975-04-15 Burroughs Corp Data processing method and apparatus using occupancy indications to reserve storage space for a stack
US3928857A (en) * 1973-08-30 1975-12-23 Ibm Instruction fetch apparatus with combined look-ahead and look-behind capability
US3964054A (en) * 1975-06-23 1976-06-15 International Business Machines Corporation Hierarchy response priority adjustment mechanism
US3967247A (en) * 1974-11-11 1976-06-29 Sperry Rand Corporation Storage interface unit
US4024507A (en) * 1974-04-13 1977-05-17 Gesellschaft Fur Mathematik Und Datenverarbeitung Mbh, Bonn Arrangement for monitoring the state of memory segments
US4075686A (en) * 1976-12-30 1978-02-21 Honeywell Information Systems Inc. Input/output cache system including bypass capability
US4169284A (en) * 1978-03-07 1979-09-25 International Business Machines Corporation Cache control for concurrent access
US4208716A (en) * 1978-12-11 1980-06-17 Honeywell Information Systems Inc. Cache arrangement for performing simultaneous read/write operations
FR2448189A1 (fr) * 1978-12-11 1980-08-29 Honeywell Inf Systems Unite d'antememoire a dispositif de lecture/ecriture simultanees
US4317168A (en) * 1979-11-23 1982-02-23 International Business Machines Corporation Cache organization enabling concurrent line castout and line fetch transfers with main storage
EP0071719A2 (en) * 1981-08-03 1983-02-16 International Business Machines Corporation Data processing apparatus including a paging storage subsystem
US4381541A (en) * 1980-08-28 1983-04-26 Sperry Corporation Buffer memory referencing system for two data words
US4453216A (en) * 1981-06-15 1984-06-05 Fujitsu Limited Access control system for a channel buffer
US4458316A (en) * 1981-03-06 1984-07-03 International Business Machines Corporation Queuing commands in a peripheral data storage system
US4484262A (en) * 1979-01-09 1984-11-20 Sullivan Herbert W Shared memory computer method and apparatus
US4489378A (en) * 1981-06-05 1984-12-18 International Business Machines Corporation Automatic adjustment of the quantity of prefetch data in a disk cache operation
US4527238A (en) * 1983-02-28 1985-07-02 Honeywell Information Systems Inc. Cache with independent addressable data and directory arrays
EP0023213B1 (en) * 1979-01-09 1985-11-06 Sullivan Computer Corporation Shared memory computer apparatus
US4571674A (en) * 1982-09-27 1986-02-18 International Business Machines Corporation Peripheral storage system having multiple data transfer rates
US4707781A (en) * 1979-01-09 1987-11-17 Chopp Computer Corp. Shared memory computer method and apparatus
AU570657B2 (en) * 1982-12-17 1988-03-24 Symbolics, Inc. Data processor
US4887235A (en) * 1982-12-17 1989-12-12 Symbolics, Inc. Symbolic language data processing system
US5402431A (en) * 1991-06-24 1995-03-28 Compaq Computer Corporation Innate bus monitoring system for computer system manager
US5832499A (en) * 1996-07-10 1998-11-03 Survivors Of The Shoah Visual History Foundation Digital library system
US6353831B1 (en) 1998-11-02 2002-03-05 Survivors Of The Shoah Visual History Foundation Digital library system
US6732250B2 (en) * 2001-07-31 2004-05-04 Sun Microsystems, Inc. Multiple address translations

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3218611A (en) * 1960-04-20 1965-11-16 Ibm Data transfer control device
US3368207A (en) * 1965-05-12 1968-02-06 Ibm File protection to i/o storage
US3398405A (en) * 1965-06-07 1968-08-20 Burroughs Corp Digital computer with memory lock operation
US3461433A (en) * 1967-01-27 1969-08-12 Sperry Rand Corp Relative addressing system for memories
US3469239A (en) * 1965-12-02 1969-09-23 Hughes Aircraft Co Interlocking means for a multi-processor system
US3473159A (en) * 1966-07-07 1969-10-14 Gen Electric Data processing system including means for protecting predetermined areas of memory

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3218611A (en) * 1960-04-20 1965-11-16 Ibm Data transfer control device
US3368207A (en) * 1965-05-12 1968-02-06 Ibm File protection to i/o storage
US3398405A (en) * 1965-06-07 1968-08-20 Burroughs Corp Digital computer with memory lock operation
US3469239A (en) * 1965-12-02 1969-09-23 Hughes Aircraft Co Interlocking means for a multi-processor system
US3473159A (en) * 1966-07-07 1969-10-14 Gen Electric Data processing system including means for protecting predetermined areas of memory
US3461433A (en) * 1967-01-27 1969-08-12 Sperry Rand Corp Relative addressing system for memories

Cited By (30)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3878513A (en) * 1972-02-08 1975-04-15 Burroughs Corp Data processing method and apparatus using occupancy indications to reserve storage space for a stack
US3839704A (en) * 1972-12-06 1974-10-01 Ibm Control for channel access to storage hierarchy system
FR2235428A1 (ja) * 1973-06-26 1975-01-24 Ibm
US3928857A (en) * 1973-08-30 1975-12-23 Ibm Instruction fetch apparatus with combined look-ahead and look-behind capability
US4024507A (en) * 1974-04-13 1977-05-17 Gesellschaft Fur Mathematik Und Datenverarbeitung Mbh, Bonn Arrangement for monitoring the state of memory segments
US3967247A (en) * 1974-11-11 1976-06-29 Sperry Rand Corporation Storage interface unit
US3964054A (en) * 1975-06-23 1976-06-15 International Business Machines Corporation Hierarchy response priority adjustment mechanism
US4075686A (en) * 1976-12-30 1978-02-21 Honeywell Information Systems Inc. Input/output cache system including bypass capability
US4169284A (en) * 1978-03-07 1979-09-25 International Business Machines Corporation Cache control for concurrent access
US4208716A (en) * 1978-12-11 1980-06-17 Honeywell Information Systems Inc. Cache arrangement for performing simultaneous read/write operations
FR2448189A1 (fr) * 1978-12-11 1980-08-29 Honeywell Inf Systems Unite d'antememoire a dispositif de lecture/ecriture simultanees
US4707781A (en) * 1979-01-09 1987-11-17 Chopp Computer Corp. Shared memory computer method and apparatus
EP0023213B1 (en) * 1979-01-09 1985-11-06 Sullivan Computer Corporation Shared memory computer apparatus
US4484262A (en) * 1979-01-09 1984-11-20 Sullivan Herbert W Shared memory computer method and apparatus
US4317168A (en) * 1979-11-23 1982-02-23 International Business Machines Corporation Cache organization enabling concurrent line castout and line fetch transfers with main storage
US4381541A (en) * 1980-08-28 1983-04-26 Sperry Corporation Buffer memory referencing system for two data words
US4458316A (en) * 1981-03-06 1984-07-03 International Business Machines Corporation Queuing commands in a peripheral data storage system
US4489378A (en) * 1981-06-05 1984-12-18 International Business Machines Corporation Automatic adjustment of the quantity of prefetch data in a disk cache operation
US4453216A (en) * 1981-06-15 1984-06-05 Fujitsu Limited Access control system for a channel buffer
EP0071719A3 (en) * 1981-08-03 1986-06-11 International Business Machines Corporation Data processing apparatus including a paging storage subsystem
EP0071719A2 (en) * 1981-08-03 1983-02-16 International Business Machines Corporation Data processing apparatus including a paging storage subsystem
US4571674A (en) * 1982-09-27 1986-02-18 International Business Machines Corporation Peripheral storage system having multiple data transfer rates
AU570657B2 (en) * 1982-12-17 1988-03-24 Symbolics, Inc. Data processor
US4887235A (en) * 1982-12-17 1989-12-12 Symbolics, Inc. Symbolic language data processing system
US4527238A (en) * 1983-02-28 1985-07-02 Honeywell Information Systems Inc. Cache with independent addressable data and directory arrays
US5402431A (en) * 1991-06-24 1995-03-28 Compaq Computer Corporation Innate bus monitoring system for computer system manager
US6092080A (en) * 1996-07-08 2000-07-18 Survivors Of The Shoah Visual History Foundation Digital library system
US5832499A (en) * 1996-07-10 1998-11-03 Survivors Of The Shoah Visual History Foundation Digital library system
US6353831B1 (en) 1998-11-02 2002-03-05 Survivors Of The Shoah Visual History Foundation Digital library system
US6732250B2 (en) * 2001-07-31 2004-05-04 Sun Microsystems, Inc. Multiple address translations

Also Published As

Publication number Publication date
GB1313528A (en) 1973-04-11
FR2143504A1 (ja) 1973-02-09
DE2061576A1 (de) 1971-07-01
JPS504530B1 (ja) 1975-02-20
FR2143504B1 (ja) 1974-10-11

Similar Documents

Publication Publication Date Title
US3670309A (en) Storage control system
EP0072179B1 (en) Clearing invalid addresses in cache memory
US3569938A (en) Storage manager
US4493026A (en) Set associative sector cache
AU598857B2 (en) Move-out queue buffer
US4471429A (en) Apparatus for cache clearing
US3670307A (en) Interstorage transfer mechanism
US7047322B1 (en) System and method for performing conflict resolution and flow control in a multiprocessor system
CA1175580A (en) Odd/even bank structure for a cache memory
US3781808A (en) Virtual memory system
US4500954A (en) Cache bypass system with post-block transfer directory examinations for updating cache and/or maintaining bypass
EP0090575B1 (en) Memory system
EP0377970B1 (en) I/O caching
EP0303661B1 (en) Central processor unit for digital data processing system including write buffer management mechanism
JPS6133219B2 (ja)
EP0464994A2 (en) Cache memory exchange protocol
US6745291B1 (en) High speed LRU line replacement system for cache memories
US6332179B1 (en) Allocation for back-to-back misses in a directory based cache
US3675217A (en) Sequence interlocking and priority apparatus
EP0175620A2 (en) Access verification arrangement for digital data processing system which has demand-paged memory
US5287482A (en) Input/output cache
US5479629A (en) Method and apparatus for translation request buffer and requestor table for minimizing the number of accesses to the same address
EP0313857A2 (en) Buffer memory control apparatus
US4658356A (en) Control system for updating a change bit
US4445191A (en) Data word handling enhancement in a page oriented named-data hierarchical memory system