US3461389A - Circuit for initiating a pulse a predetermined time interval after the center (or other position) of an incoming pulse - Google Patents

Circuit for initiating a pulse a predetermined time interval after the center (or other position) of an incoming pulse Download PDF

Info

Publication number
US3461389A
US3461389A US583282A US3461389DA US3461389A US 3461389 A US3461389 A US 3461389A US 583282 A US583282 A US 583282A US 3461389D A US3461389D A US 3461389DA US 3461389 A US3461389 A US 3461389A
Authority
US
United States
Prior art keywords
pulse
circuit
time interval
output
center
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
US583282A
Other languages
English (en)
Inventor
Gerald W Whalen
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
International Business Machines Corp
Original Assignee
International Business Machines Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by International Business Machines Corp filed Critical International Business Machines Corp
Application granted granted Critical
Publication of US3461389A publication Critical patent/US3461389A/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00—Baseband systems
    • H04L25/02—Details ; arrangements for supplying electrical power along data transmission lines
    • H04L25/06—DC level restoring means; Bias distortion correction ; Decision circuits providing symbol by symbol detection
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06V—IMAGE OR VIDEO RECOGNITION OR UNDERSTANDING
    • G06V10/00—Arrangements for image or video recognition or understanding
    • G06V10/20—Image preprocessing
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06V—IMAGE OR VIDEO RECOGNITION OR UNDERSTANDING
    • G06V10/00—Arrangements for image or video recognition or understanding
    • G06V10/20—Image preprocessing
    • G06V10/28—Quantising the image, e.g. histogram thresholding for discrimination between background and foreground patterns
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06V—IMAGE OR VIDEO RECOGNITION OR UNDERSTANDING
    • G06V10/00—Arrangements for image or video recognition or understanding
    • G06V10/20—Image preprocessing
    • G06V10/34—Smoothing or thinning of the pattern; Morphological operations; Skeletonisation
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
    • H03K5/153—Arrangements in which a pulse is delivered at the instant when a predetermined characteristic of an input signal is present or at a fixed time interval after this instant
    • H03K5/1532—Peak detectors

Definitions

  • This invention relates to an improved, reliable means for determining the precise center positions of incoming data pulses. With slight modifications, it can also be used to find a position other than the precise center in the pulses.
  • first signal path in which each input pulse is linearly integrated and a second signal path in which the input pulse is delayed in time, linearly integrated and amplified.
  • the outputs of the first and second paths are then applied to a voltage discriminator which initiates an output signal, when the output level of the second path exceeds that of the first path.
  • the signal level of the second path is amplified by a factor of two, or the signal level of the first path attenuated by a factor of one-half, the output of the discriminator will be initiated a predetermined time interval after the precise center of the input data pulse. If the relative amplification factor of the two paths is some value other than two, some other precise position in the input data pulse will be determined.
  • FIG. 1 diagrammatically illustrates a preferred form of the present invention
  • FIG. 2 shows waveforms illustrating the operation of the circuit of FIG. 1 when it is utilized to find pulse centers.
  • the preferred form of the circuit includes a clipping circuit 1 which receives incoming data signals from a source (not shown) and produces output signals of constant amplitude at A.
  • the output of the circuit 1 is applied to a voltage discriminator 2 by way of first and second circuit paths 3 and 4.
  • the path 3 includes an integrator 5 which produces an output signal which is the linear integral of the output signal of the circuit 1.
  • Output signals of the circuit 1 are delayed a predetermined time interval in the delay circuit 6, are linearly integrated in the integrating circuit 7 and are amplified in the amplifier 8.
  • the delay circuit 6 is a digital delay circuit to provide low cost and compact packaging.
  • the output signals of the paths 3 and 4 are applied to the voltage discriminator 2 and when the output level of the path 4 begins to exceed that of the path 3, the discriminator initiates an output signal which energizes a monostable multivibrator 9 to produce an output pulse of short duration compared with the width of the input data pulse.
  • This output pulse is also used to discharge the integrators in a well-known manner.
  • the pulse can energize a relay (not shown) which closes its contacts to discharge the integrating capacitors (not shown) of the integrators 5 and 7.
  • Each of the Waveforms A-G of FIG. 2 are those which appear at the corresponding junctions A-G of FIG. 1.
  • the solid wave-form lines B-E are those which result at their respective junctions in response to one short time duration pulse A (solid line).
  • the dotted waveform lines B-E are those which result at their respective junctions in response to the longest (i.e. maximum anticipated pulse width) time duration pulse A (dotted line), having its pulse center aligned in time with that of the solid line pulse A.
  • the waveforms (solid and dotted line) of FIG. 2 illustrate the accuracy of the circuit of FIG. 1 in determining pulse centers irrespective of pulse width variations below the maximum anticipated width.
  • the leading edge of the output pulse G from the multivibrator 9 occurs a predetermined time interval (equal to the delay d through circuit 6) after the center AT/ 2 of the input data pulse. This assumes that the gain of the amplifier 8 is equal to two.
  • the delay d must be equal to or greater than one-half duration AT of the widest anticipated input pulse. This relationship will insure that the level at C will have reached its maximum value by the time that the level at E reaches one-half its maximum value and then begins to exceed the level at C.
  • d is made equal to one-half the maximum anticipated pulse width.
  • the leading edge of the output pulse G from the multivibrator 9 would occur a predetermined time interval after the first one-third position of the incoming pulse A.
  • the delay at must be equal to or greater than two-thirds the time duration of the widest anticipated input pulse A.
  • a gain of four in the amplifier 8 results in an output pulse at F at an interval d after the first one-fourth position of the incoming pulse A, and so on.
  • d must be equal to or greater than three-fourths of the maximum input pulse width.
  • path 4 can be reduced to an amplifier and a delay circuit without the integrator, thereby eliminating one integrator (7).
  • the node to enter path 4 would be at the output of the integrator in path 3, rather than the output of circuit 1, thereby uilizing the integrator for both paths.
  • the positions of the amplifier 8 and the delay circuit 6 can be interchanged.
  • first means coupled to the source for producing an output signal which is a linearly integrated function of each input pulse
  • second means coupled to the source for producing an output signal which is a greater linearly integrated function of each input pulse: third means included in the second means causing the greater of the two integrated output signals corresponding to the same input pulse to be delayed a predetermined time interval with respect to the other output signal, which time interval is a predetermined function of the maximum anticipated input pulse width and the ratio of the greater of the output signals to the lesser; and fourth means coupled to both the first and second means and responsive to said integrated output signals corresponding to the same input pulse for initiating a pulse at an instant in time when the value of said greater one of the two integrated output signals exceeds the value of the other.
  • said predetermined time interval is not substantially less than one-half the time interval of the widest anticipated input pulse, and wherein the second means produces output signals which have a maximum amplitude which is twice that of output signals produced by the first means, thereby causing the fourth means to initiate a pulse said predetermined time interval after the exact center of each of said uniform amplitude input pulses.
  • said third means comprises a digital delay circuit coupling said uniform amplitude input pulses to the second means.
  • said second means comprises an integrator coupled to the digital delay circuit, and an amplifier having a voltage gain of two coupling the integrator to the fourth means.
  • the fourth means comprises a voltage discriminator circuit having inputs coupled to the first means and to the amplifier and having an output, and a monostable multivi'brator coupled to the discriminator output.

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Multimedia (AREA)
  • Theoretical Computer Science (AREA)
  • Nonlinear Science (AREA)
  • Power Engineering (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Manipulation Of Pulses (AREA)
  • Pulse Circuits (AREA)
US583282A 1966-09-30 1966-09-30 Circuit for initiating a pulse a predetermined time interval after the center (or other position) of an incoming pulse Expired - Lifetime US3461389A (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US58328266A 1966-09-30 1966-09-30

Publications (1)

Publication Number Publication Date
US3461389A true US3461389A (en) 1969-08-12

Family

ID=24332451

Family Applications (1)

Application Number Title Priority Date Filing Date
US583282A Expired - Lifetime US3461389A (en) 1966-09-30 1966-09-30 Circuit for initiating a pulse a predetermined time interval after the center (or other position) of an incoming pulse

Country Status (8)

Country Link
US (1) US3461389A (en, 2012)
BE (1) BE701380A (en, 2012)
CH (1) CH479203A (en, 2012)
ES (1) ES345527A1 (en, 2012)
FR (1) FR1538076A (en, 2012)
GB (1) GB1127580A (en, 2012)
NL (1) NL6713024A (en, 2012)
SE (1) SE325605B (en, 2012)

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3889197A (en) * 1974-04-12 1975-06-10 Bell Telephone Labor Inc Timer apparatus utilizing operational amplifier integrating means
US3906377A (en) * 1974-07-23 1975-09-16 Us Navy Pulse centroid detector
US3939304A (en) * 1972-01-07 1976-02-17 Centre National D'etudes Spatiales Decommutator for extracting zero and one bits from a coded message of duration-modulated pulses
US3976947A (en) * 1971-05-10 1976-08-24 Carl Schenck Ag Method and circuit arrangement for producing electrical reference pulses
US4656431A (en) * 1986-03-06 1987-04-07 Motorola, Inc. Digital frequency discriminator

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
NL7212653A (en, 2012) * 1972-09-19 1974-03-21

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US2677761A (en) * 1945-11-26 1954-05-04 Us Navy Communication system
US3316491A (en) * 1962-08-08 1967-04-25 United Aircraft Corp Heartbeat waveform simulator
US3353108A (en) * 1964-01-06 1967-11-14 Martin Marietta Corp Pulse weighting demodulator

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US2677761A (en) * 1945-11-26 1954-05-04 Us Navy Communication system
US3316491A (en) * 1962-08-08 1967-04-25 United Aircraft Corp Heartbeat waveform simulator
US3353108A (en) * 1964-01-06 1967-11-14 Martin Marietta Corp Pulse weighting demodulator

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3976947A (en) * 1971-05-10 1976-08-24 Carl Schenck Ag Method and circuit arrangement for producing electrical reference pulses
US3939304A (en) * 1972-01-07 1976-02-17 Centre National D'etudes Spatiales Decommutator for extracting zero and one bits from a coded message of duration-modulated pulses
US3889197A (en) * 1974-04-12 1975-06-10 Bell Telephone Labor Inc Timer apparatus utilizing operational amplifier integrating means
US3906377A (en) * 1974-07-23 1975-09-16 Us Navy Pulse centroid detector
US4656431A (en) * 1986-03-06 1987-04-07 Motorola, Inc. Digital frequency discriminator

Also Published As

Publication number Publication date
CH479203A (de) 1969-09-30
ES345527A1 (es) 1968-11-16
GB1127580A (en) 1968-09-18
NL6713024A (en, 2012) 1968-04-01
DE1537174B1 (de) 1970-08-27
SE325605B (en, 2012) 1970-07-06
FR1538076A (fr) 1968-08-30
BE701380A (en, 2012) 1967-12-18

Similar Documents

Publication Publication Date Title
US3991379A (en) Logic level decoding circuit
JPS6251007A (ja) 複合ゲ−トジエネレ−タ
US3508158A (en) Information detector employing a greatest-of detector
US3614639A (en) Fsk digital demodulator with majority decision filtering
US4507795A (en) Apparatus and method for locating leading and trailing edges of RF pulses
US3437937A (en) Digital squelch system
US3140357A (en) Multifrequency receiver
US3461389A (en) Circuit for initiating a pulse a predetermined time interval after the center (or other position) of an incoming pulse
GB1499580A (en) Digital device for detecting the presence of an nrz message
US3223929A (en) Binary frequency modulation demodulator
US3760412A (en) Rate adaptive nonsynchronous demodulator apparatus
US4313107A (en) Tone signal detectors
US3584310A (en) Signal reshaper
US3757132A (en) Apparatus for the detection of rectangular pulses
KR910005056A (ko) 셀프-타이밍을 인정하는 채널
US5148449A (en) Centering multi-level data
US3559083A (en) Digital demodulator for frequency shift keying systems
US5969547A (en) Analog signal processing circuit with noise immunity and reduced delay
JPS6189702A (ja) 周波数倍増装置
US4398154A (en) Read channel gate generator with self-adjusting pulse width compensator
US4068174A (en) Digital carrier wave detect circuitry
US3651433A (en) Circuit for processing reflected signals
US3132263A (en) Pulse time selector with minimum delay time
US4013967A (en) Mid-pulse detector
US3136900A (en) Circuit for detecting the frequency difference of simultaneously applied alternatingcurrent signals as a direct current signal